Hardware-learning neural network LSI using a highly-functional transistor simulating neuron actions
暂无分享,去创建一个
This paper describes the architecture and the organization of a hardware-learning neural network LSI, in which a newly developed "brain-cell-like" transistor called neuron MOSFET (neuMOS or /spl nu/MOS) is utilized not only in a neuron cell but also in a synapse cell. In order to implement learning capability on a chip, a new hardware-oriented backpropagation learning algorithm has been developed. The actions for self-learning based on this algorithm are also carried out by /spl nu/MOS logic circuits.
[1] S. Inoue,et al. Optimum design of dual-control gate cell for high-density EEPROM's , 1983, IEEE Transactions on Electron Devices.
[2] Tetsuro Itakura,et al. Neuro chips with on-chip back-propagation and/or Hebbian learning , 1992 .
[3] Katsunari Shibata,et al. A self-learning digital neural network using wafer-scale LSI , 1993 .