MICROELECTRONIC TEST STRUCTURES

This paper re views present day test structures and illustrates ho w they hav eev olved to a continuously changing technology . Structures for measuring resisti vity, contact resistance, feature dimensions and o verlay errors are presented. Test structures for helping to predict yield and W afer Reliability Measurements (WLR) are also discussed.

[1]  Anthony J. Walton,et al.  Automatic in-line to end-of-line defect correlation using FSRAM test structure for quick killer defect identification , 1994, Proceedings of 1994 IEEE International Conference on Microelectronic Test Structures.

[2]  Phillip Christie,et al.  Real-time determination of interconnect metrology , 1996, Advanced Lithography.

[3]  A. Scorzoni,et al.  Current crowding and misalignment effects as sources of error in contact resistivity measurements—Part I: Computer simulation of conventional CER and CKR structures , 1987, IEEE Transactions on Electron Devices.

[4]  J.T.M. Stevenson,et al.  A test structure for the measurement of planarisation , 1996, Proceedings of International Conference on Microelectronic Test Structures.

[5]  Anthony J. Walton,et al.  Digital measurement of polysilicon to diffusion misalignment for a silicon gate MOS process , 1984 .

[6]  T. Turner.  Wafer level reliability: process control for reliability , 1996, Proceedings of the 7th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis.

[7]  W. Versnel.  Analysis of the Greek cross, a Van der Pauw structure with finite contacts , 1979 .

[8]  M. W. Cresswell,et al.  Voltage-dividing potentiometer enhancements for high-precision feature placement metrology , 1992, ICMTS 92 Proceedings of the 1992 International Conference on Microelectronic Test Structures.

[9]  Anthony J. Walton,et al.  Integrated-circuit test structure which uses a vernier to electrically measure mask misalignment , 1983 .

[10]  J. Stevenson,et al.  A methodology for evaluating the area of contacts to improve the accuracy of contact resistance measurements , 1990, Proceedings of the 1991 International Conference on Microelectronic Test Structures.

[11]  C. Hess,et al.  Defect parameter extraction in backend process steps using a multilayer checkerboard test structure , 1995, Proceedings International Conference on Microelectronic Test Structures.

[12]  Loren W. Linholm,et al.  Application of the modified voltage-dividing potentiometer to overlay metrology in a CMOS/bulk process , 1994, Proceedings of 1994 IEEE International Conference on Microelectronic Test Structures.

[13]  A. Scorzoni,et al.  Current crowding and misalignment effects as sources of error in contact resistivity measurements—Part II: Experimental results and computer simulation of self-aligned test structures , 1987, IEEE Transactions on Electron Devices.

[14]  Alan Mathewson,et al.  Implications of a localised defect model for wafer level reliability measurements of thin dielectrics , 1993 .

[15]  T.J. Russell,et al.  A comparison of electrical and visual alignment test structures for evaluating photomask alignment in integrated circuit manufacturing , 1977, 1977 International Electron Devices Meeting.

[16]  C. Hess,et al.  Modeling of test structures for efficient online defect monitoring using a digital tester , 1994, Proceedings of 1994 IEEE International Conference on Microelectronic Test Structures.

[17]  L. J. V. D. Pauw.  A METHOD OF MEASURING SPECIFIC RESISTIVITY AND HALL EFFECT OF DISCS OF ARBITRARY SHAPE , 1991 .

[18]  C. Hess,et al.  Drop in process control checkerboard test structure for efficient online process characterization and defect problem debugging , 1994, Proceedings of 1994 IEEE International Conference on Microelectronic Test Structures.

[19]  J. Walton,et al.  Passive electrical vernier for measuring mask misalignment , 1990 .

[20]  T. E. Turner.  Wafer level reliability: process control for reliability , 1996 .

[21]  J.T.M. Stevenson,et al.  Test structures for characterising a damascene CMP interconnect process , 1997, 1997 IEEE International Conference on Microelectronic Test Structures Proceedings.

[22]  Anthony J. Walton,et al.  The effect of contact geometry on the value of contact resistivity extracted from Kelvin structures , 1989, Proceedings of the 1989 International Conference on Microelectronic Test Structures.

[23]  I.J. Stemp,et al.  Automatic testing and analysis of misregistrations found in semiconductor processing , 1979, IEEE Transactions on Electron Devices.

[24]  A. J. Walton,et al.  Sources Of Error In Extracting The Specific Contact Resistance From Kelvin Device Measurements , 1988, Proceedings of the IEEE International Conference on Microelectronic Test Structures.

[25]  A. Papp,et al.  Use of test structures for a wafer-level-reliability monitoring , 1996, Proceedings of International Conference on Microelectronic Test Structures.

[26]  Anthony J. Walton,et al.  Yield prediction by sampling with the EYES tool , 1996, Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[27]  C. Hess,et al.  Control of application specific interconnection on gate arrays using an active checkerboard test structure , 1996, Proceedings of International Conference on Microelectronic Test Structures.

[28]  M. W. Cresswell,et al.  A modified sliding wire potentiometer test structure for mapping nanometer-level distances , 1990, Proceedings of the 1991 International Conference on Microelectronic Test Structures.

[29]  Pascal Bichebois.  Impact of physical defects on the electrical working of embedded DRAM with 0.35 /spl mu/m design rules , 1996, Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[30]  E. C. Teague,et al.  Measurement of patterned film linewidth for interconnect characterization , 1995, Proceedings International Conference on Microelectronic Test Structures.

[31]  M. W. Cresswell,et al.  Hybrid optical-electrical overlay test structure , 1997 .

[32]  Anthony J. Walton,et al.  Efficient critical area algorithms and their application to yield improvement and test strategies , 1994, IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[33]  W. R. Thurber,et al.  Bridge and van der Pauw Sheet Resistors for Characterizing the Line Width of Conducting Layers , 1978 .

[34]  C. Hess,et al.  Influence of short circuits on data of contact and via open circuits determined by a novel weave test structure , 1995, Proceedings International Conference on Microelectronic Test Structures.

[35]  M. Buehler,et al.  The split-cross-bridge resistor for measuring the sheet resistance, linewidth, and line spacing of conducting layers , 1986, IEEE Transactions on Electron Devices.

[36]  M. A. Mitchell,et al.  Issues with contact defect test structures , 1992, ICMTS 92 Proceedings of the 1992 International Conference on Microelectronic Test Structures.

[37]  G. A. Allan,et al.  Yield prediction using calibrated critical area modelling , 1997, 1997 IEEE International Conference on Microelectronic Test Structures Proceedings.

[38]  H. Berger,et al.  Contact resistance on diffused resistors , 1969 .

[39]  Loren W. Linholm,et al.  Test structure for the in-plane locations of project features with nanometer-level accuracy traceable to a coordinate measurement system , 1993, ICMTS 93 Proceedings of the 1993 International Conference on Microelectronic Test Structures.