Optimization of hot carrier resistance for 0.18µm CMOS technology