A smart method of optimizing the read/write current on PCM array

: A method for optimizing the read / write current on phase change memory array is proposed. A smart current adjustment circuit is designed to bi-directionally alter the internal read / write current. The best read / write condition based on arrays can be found through this adjustment approach. Example of a 2-dimensional shmoo test on a 16k-bit phase change array implemented in 0.13 µm CMOS technology is given. The resistance distribution can also be roughly obtained. This method, taking advantage of the peripheral circuit, provides statistical yield data on a variety of read / write current, thus o ff ering reliable and helpful indicators for chip parameter setup and process optimization.

[1]  J.B. Philipp,et al.  Optimization of phase change RAM write performance for large memory array , 2008, 2008 9th Annual Non-Volatile Memory Technology Symposium (NVMTS).

[2]  C. Zambelli,et al.  Set of Electrical Characteristic Parameters Suitable for Reliability Analysis of Multimegabit Phase Change Memory Arrays , 2008, 2008 Joint Non-Volatile Semiconductor Memory Workshop and International Conference on Memory Technology and Design.

[3]  Hye-Jin Kim,et al.  A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  B. Gleixner,et al.  Data Retention Characterization of Phase-Change Memory Arrays , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[5]  S. Lai,et al.  OUM - A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[6]  Stanford R. Ovshinsky,et al.  Amorphous semiconductors for switching, memory, and imaging applications , 1973 .

[7]  Stanford R. Ovshinsky,et al.  Rapid Reversible Light-Induced Crystallization of Amorphous Semiconductors , 1971 .