论文信息 - Research on the influence of charge sharing for SEE locations based on 65nm CMOS technology

Research on the influence of charge sharing for SEE locations based on 65nm CMOS technology

This paper investigates a heavy ion impacts different locations dependency of charge sharing in 65nm CMOS technology. Three new types structures of charge sharing mechanism (NMOS-NMOS, PMOS-PMOS and NMOS-PMOS) are designed to evaluate the influence of single event effect, and TCAD simulation results reveal that the device sensitive node can collect a large number of charges when the heavy ion impacting location is closer to drain contact for NMOS, and when the location is closer to source contact for PMOS, the PMOS transistor sensitive node can collect much more charges. And the charge sharing will affect the reliability when the ion strikes the center between the two transistors no matter to PMOS or NMOS. The charge sharing influences of three types structures are compared, and it can be a guidance to improve the reliability of devices.

He Wei | Qingyang Wu | Zhang Zhun | Luo Sheng | Jianmin Cao

[1] L.W. Massengill,et al. Simultaneous single event charge sharing and parasitic bipolar conduction in a highly-scaled SRAM design , 2005, IEEE Transactions on Nuclear Science.

[2] Shuming Chen,et al. Temperature Dependency of Charge Sharing and MBU Sensitivity in 130-nm CMOS Technology , 2009, IEEE Transactions on Nuclear Science.

[3] B.L. Bhuva,et al. Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[4] 王丽云,et al. Effect of charge sharing on the single event transient response of CMOS logic gates , 2011 .

[5] J. Zoutendyk,et al. Characterization of multiple-bit errors from single-ion tracks in integrated circuits , 1989 .

[6] N. Seifert,et al. Comparison of alpha-particle and neutron-induced combinational and sequential logic error rates at the 32nm technology node , 2009, 2009 IEEE International Reliability Physics Symposium.

[7] Luis Entrena,et al. Constrained placement methodology for reducing SER under single-event-induced charge sharing effects , 2011, 2011 12th European Conference on Radiation and Its Effects on Components and Systems.

[8] A.F. Witulski,et al. Directional Sensitivity of Single Event Upsets in 90 nm CMOS Due to Charge Sharing , 2007, IEEE Transactions on Nuclear Science.