Low-complexity multi-way and reconfigurable cyclic shift network of QC-LDPC decoder for Wi-Fi/WIMAX applications

This paper proposes a cyclic shift decomposition (CSD) algorithm to perform multi-way cyclic shifts with low complexity in the quasi-cyclic low-density parity-check (QCLDPC) decoder. The proposed algorithm decomposes the cyclic shift into a common cyclic shift and a private cyclic shift. Based on the proposed CSD algorithm, a low-complexity multi-way and reconfigurable cyclic shift network (CSN) for QC-LDPC codes is proposed. The proposed CSN is composed of the shared component, which performs the common cyclic shift, and the repeated component, which performs the private cyclic shift. Each component can support reconfigurability for given QCLDPC codes. By introducing the single-path shared component, only the complexity of the multi-path repeated component increases linearly as the number of multi-way paths increases. A complexity analysis of each component is also proposed. Based on the complexity analysis, the proposed CSN can perform multi-way and reconfigurable cyclic shifts with low complexity in the QC-LDPC decoder. The implementation results show that the areas of the proposed four-way CSN are 0.227 mm2 and 0.276 mm2 for the IEEE 802.11n/ac and IEEE 802.16e QC-LDPC codes, respectively, with 130 nm CMOS technology. The area saving per each-way is from 13.8% to 86.5% compared with previously presented works.

[1]  D.J.C. MacKay,et al.  Good error-correcting codes based on very sparse matrices , 1997, Proceedings of IEEE International Symposium on Information Theory.

[2]  Shyh-Jye Jou,et al.  Design of a Multimode QC-LDPC Decoder Based on Shift-Routing Network , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Luca Fanucci,et al.  Multi-size circular shifting networks for decoders of structured LDPC codes , 2007 .

[4]  Shyh-Jye Jou,et al.  An LDPC Decoder Chip Based on Self-Routing Network for IEEE 802.16e Applications , 2008, IEEE Journal of Solid-State Circuits.

[5]  V. Benes.  Optimal rearrangeable multistage connecting networks , 1964 .

[6]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[7]  Frank R. Kschischang,et al.  Block-Interlaced LDPC Decoders With Reduced Interconnect Complexity , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Keshab K. Parhi,et al.  Low-Complexity Switch Network for Reconfigurable LDPC Decoders , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Hsie-Chia Chang,et al.  Multi-mode message passing switch networks applied for QC-LDPC decoder , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[10]  Chang-Soo Park,et al.  A novel partially parallel architecture for high-throughput LDPC Decoder for DVB-S2 , 2010, IEEE Transactions on Consumer Electronics.

[11]  Shu Lin,et al.  QSN—A Simple Circular-Shift Network for Reconfigurable Quasi-Cyclic LDPC Decoders , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[13]  Zhongfeng Wang,et al.  Efficient Shuffle Network Architecture and Application for WiMAX LDPC Decoders , 2009, IEEE Trans. Circuits Syst. II Express Briefs.

[14]  Jong-Yeol Lee,et al.  A 1-Gb/s flexible LDPC decoder supporting multiple code rates and block lengths , 2008, IEEE Transactions on Consumer Electronics.

[15]  Keshab K. Parhi,et al.  A Network-Efficient Nonbinary QC-LDPC Decoder Architecture , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Xiaoyang Zeng,et al.  An 847–955 Mb/s 342–397 mW Dual-Path Fully-Overlapped QC-LDPC Decoder for WiMAX System in 0.13 $\mu$m CMOS , 2011, IEEE Journal of Solid-State Circuits.

[17]  Virtual Bridged,et al.  IEEE Standards for Local and Metropolitan Area Networks: Specification for 802.3 Full Duplex Operation , 1997, IEEE Std 802.3x-1997 and IEEE Std 802.3y-1997 (Supplement to ISO/IEC 8802-3: 1996/ANSI/IEEE Std 802.3, 1996 Edition).

[18]  Frank Kienle,et al.  A Synthesizable IP Core for WIMAX 802.16E LDPC Code Decoding , 2006, 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications.

[19]  Honey Durga Tiwari,et al.  Flexible LDPC decoder using stream data processing for 802.11n and 802.16e , 2011, IEEE Transactions on Consumer Electronics.

[20]  Guido Masera,et al.  Implementation of a Flexible LDPC Decoder , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.