Design of a Highly Stable and Robust 10T SRAM Cell for Low-Power Portable Applications

[1]  M. Gholipour,et al.  A Single-Bitline 9T SRAM for Low-Power Near-Threshold Operation in FinFET Technology , 2022, Arabian Journal for Science and Engineering.

[2]  M. Gholipour,et al.  A Reliable Low Standby Power 10T SRAM Cell With Expanded Static Noise Margins , 2022, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  M. Gholipour,et al.  Correction: A 9T high-stable and Low-Energy Half-Select-Free SRAM Cell Design using TMDFETs , 2022, Analog Integrated Circuits and Signal Processing.

[4]  M. Gholipour,et al.  Ultra-low-power and stable 10-nm FinFET 10T sub-threshold SRAM , 2022, Microelectron. J..

[5]  M. Gholipour,et al.  A Schmitt-Trigger-Based Low-Voltage 11 T SRAM Cell for Low-Leakage in 7-nm FinFET Technology , 2022, Circuits, Systems, and Signal Processing.

[6]  M. Gholipour,et al.  A low‐leakage single‐bitline 9T SRAM cell with read‐disturbance removal and high writability for low‐power biomedical applications , 2022, Int. J. Circuit Theory Appl..

[7]  Morteza Gholipour,et al.  Design of a Schmitt-Trigger-Based 7T SRAM cell for variation resilient Low-Energy consumption and reliable internet of things applications , 2021, AEU - International Journal of Electronics and Communications.

[8]  Morteza Gholipour,et al.  Performance evaluation of GNRFET and TMDFET devices in static random access memory cells design , 2021, Int. J. Circuit Theory Appl..

[9]  Morteza Gholipour,et al.  Single‐ended half‐select disturb‐free 11T static random access memory cell for reliable and low power applications , 2021, Int. J. Circuit Theory Appl..

[10]  M. Gholipour,et al.  A variation-aware design for storage cells using Schottky-barrier-type GNRFETs , 2020 .

[11]  Seong-Ook Jung,et al.  One-Sided Schmitt-Trigger-Based 9T SRAM Cell for Near-Threshold Operation , 2020, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Rohit Lorenzo,et al.  Single bit-line 11T SRAM cell for low power and improved stability , 2020, IET Comput. Digit. Tech..

[13]  Wing-Hung Ki,et al.  Characterization of Half-Select Free Write Assist 9T SRAM Cell , 2019, IEEE Transactions on Electron Devices.

[14]  Xin Si,et al.  A Half-Select Disturb-Free 11T SRAM Cell With Built-In Write/Read-Assist Scheme for Ultralow-Voltage Operations , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Benton H. Calhoun,et al.  Low-Power Near-Threshold 10T SRAM Bit Cells With Enhanced Data-Independent Read Port Leakage for Array Augmentation in 32-nm CMOS , 2019, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Mohd. Hasan,et al.  Low Leakage Fully Half-Select-Free Robust SRAM Cells With BTI Reliability Analysis , 2018, IEEE Transactions on Device and Materials Reliability.

[17]  Manoj Sachdev,et al.  A 290-mV, 3.34-MHz, 6T SRAM With pMOS Access Transistors and Boosted Wordline in 65-nm CMOS Technology , 2018, IEEE Journal of Solid-State Circuits.

[18]  Mohd. Hasan,et al.  Low Leakage Single Bitline 9 T (SB9T) Static Random Access Memory , 2017, Microelectron. J..

[19]  Debiprasad Priyabrata Acharya,et al.  A read disturbance free differential read SRAM cell for low power and reliable cache in embedded processor , 2017 .

[20]  Bai-Sun Kong,et al.  10T SRAM Using Half- $V_{\text {DD}}$ Precharge and Row-Wise Dynamically Powered Read Port for Low Switching Power and Ultralow RBL Leakage , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[21]  Hanwool Jeong,et al.  Power-Gated 9T SRAM Cell for Low-Energy Operation , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Mohd. Hasan,et al.  Single-Ended Schmitt-Trigger-Based Robust Low-Power SRAM Cell , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Kaushik Roy,et al.  Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Zhi-Hui Kong,et al.  An 8T Differential SRAM With Improved Noise Margin for Bit-Interleaving in 65 nm CMOS , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[26]  Anna W. Topol,et al.  Stable SRAM cell design for the 32 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[27]  Mathias Beike,et al.  Digital Integrated Circuits A Design Perspective , 2016 .

[28]  M. Gholipour,et al.  Correction: A 9T high-stable and Low-Energy Half-Select-Free SRAM Cell Design using TMDFETs , 2022, Analog Integrated Circuits and Signal Processing.