Area Efficient High Speed FPGA Based Invisible Watermarking for Image Authentication

Objectives: Present work deals with FPGA based implementation of either watermarking or cryptography alone. Objective is to improve the security using less number of slices with optimum speed. Methods/Statistical Analysis: Digital data is easy to process but it allows illegal users to access the data. For protecting data from illegal use, Digital Rights Management can be used. In this paper, hardware implementation of combined watermarking and cryptography algorithm based watermarking is discussed. With this approach, improved security can be achieved due to use of encryption algorithm. Complete system is designed using Verilog and simulated using Questasim and MATLAB Simulink model. Findings: The highest performance of FPGA based watermarking algorithm alone achieved is 4708 slices at 344.34 MHz. Our combined watermarking and cryptography algorithm utilizes only 2117 at maximum operating frequency of 228.064 MHz. Due to this improved speed and optimized area, our design is economical for real time image processing applications. At the same time, due to use of AES algorithm it is proved that improved security can be achieved.

[1]  Saraju P. Mohanty,et al.  VLSI architecture and chip for combined invisible robust and fragile watermarking , 2007, IET Comput. Digit. Tech..

[2]  Shuenn-Shyang Wang,et al.  An efficient FPGA implementation of advanced encryption standard algorithm , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[3]  Pritamkumar N. Khose,et al.  Implementation of AES algorithm on FPGA for low area consumption , 2015, 2015 International Conference on Pervasive Computing (ICPC).

[4]  Saraju P. Mohanty,et al.  FPGA Based Implementation of an Invisible-Robust Image Watermarking Encoder , 2004, CIT.

[5]  Afrin Zahra Husaini,et al.  Challenges and Approach for a Robust Image Watermarking Algorithm , 2010 .

[6]  Hwei-Jen Lin,et al.  DWT-based watermarking technique associated with embedding rule , 2010 .

[7]  Babak Sokouti,et al.  FPGA implementation of improved version of the Vigenere cipher , 2010 .

[8]  M. V. Vyawahare,et al.  FPGA implementation of AES algorithm , 2011, 2011 3rd International Conference on Electronics Computer Technology.

[9]  K. Baskaran,et al.  FPGA Implementation of High Speed Low Area DWT Based Invisible Image Watermarking Algorithm , 2012 .

[10]  Rajesh Mehra,et al.  HIGH SPEED AND AREA EFFICIENT 2D DWT PROCESSOR BASED IMAGE COMPRESSION , 2010 .

[11]  K. Baskaran,et al.  An ASIC implementation of a low power robust invisible watermarking processor , 2011, J. Syst. Archit..

[12]  Renu Vig,et al.  Efficient Implementation of AES Algorithm in FPGA Device , 2007, International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007).

[13]  Edward J. Delp,et al.  A watermark for digital images , 1996, Proceedings of 3rd IEEE International Conference on Image Processing.