Machine-Learning-Based Identification of Defect Patterns in Semiconductor Wafer Maps: An Overview and Proposal

Wafers are formed from very thin layers of a semiconductor material, hence, they are highly susceptible to various kinds of defects. The defects are most likely to occur during the lengthy and complex fabrication process, which can include hundreds of steps. Wafer defects are generally caused by machine inaccuracy, chemical stains, physical damages, human mistakes, and atmospheric conditions. The defective chips tend to have several unique spatial patterns across the wafer, namely ring, spot, repetitive and cluster patterns. To locate such defect patterns, wafer maps are used to visualize and ultimately lead to better understanding of what happened during the process failure. To identify the unique patterns of defects and to find the point of manufacturing process that causes such defects accurately, nature-inspired model-free machine-learning techniques have been well accepted. This paper thus reviews the theoretical and experimental literature of such models with a focus on model learnability and efficiency-related issues involving data reduction and transformation techniques, which could be seen as the key model properties to deal with big data applications.

[1]  Kamel Faraoun,et al.  Genetic Programming Approach for Multi-Category Pattern Classification Applied to Network Intrusions Detection , 2006, Int. Arab J. Inf. Technol..

[2]  Chen-Fu Chien,et al.  Similarity Searching for Defective Wafer Bin Maps in Semiconductor Manufacturing , 2014, IEEE Transactions on Automation Science and Engineering.

[3]  Suk Joo Bae,et al.  Detection of Spatial Defect Patterns Generated in Semiconductor Fabrication Processes , 2011, IEEE Transactions on Semiconductor Manufacturing.

[4]  Lindsay Kleeman,et al.  Getting More From the Semiconductor Test: Data Mining With Defect-Cluster Extraction , 2011, IEEE Transactions on Instrumentation and Measurement.

[5]  Pooja Gupta Feature Selection by Genetic Programming , And Artificial Neural Network-based Machine Condition Monitoring , 2012 .

[6]  Suk Joo Bae,et al.  Defect pattern Recognition in Semiconductor Fabrication using Model-based Clustering and Bayesian Inference , 2007 .

[7]  Rob A. Rutenbar,et al.  Automatic clustering of wafer spatial signatures , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[8]  Jorng-Tzong Horng,et al.  Development Pattern Recognition Model for the Classification of Circuit Probe Wafer Maps on Semiconductors , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[9]  Seong-Jun Kim,et al.  Automatic Identification of Defect Patterns in Semiconductor Wafer Maps Using Spatial Correlogram and Dynamic Time Warping , 2008, IEEE Transactions on Semiconductor Manufacturing.

[10]  Stephan M. Winkler,et al.  Enhanced confidence interpretations of GP based ensemble modeling results , 2012 .

[11]  Serge Demidenko,et al.  Automatic Defect Cluster Extraction for Semiconductor Wafers , 2010, 2010 IEEE Instrumentation & Measurement Technology Conference Proceedings.

[12]  C. Kaewchinporn,et al.  A combination of decision tree learning and clustering for data classification , 2011, 2011 Eighth International Joint Conference on Computer Science and Software Engineering (JCSSE).

[13]  Tzung-Pei Hong,et al.  Applying genetic programming technique in classification trees , 2007, Soft Comput..

[14]  Zhaowei Zhong,et al.  Defect detection on semiconductor wafer surfaces , 2005 .

[15]  Yogesh Singh,et al.  A REVIEW OF STUDIES ON MACHINE LEARNING TECHNIQUES , 2007 .

[16]  Xin Song,et al.  The Application and Use of an Automated Spatial Pattern Recognition (SPR) System in the Identification and Solving of Yield Issues in Semiconductor Manufacturing , 2007, 2007 IEEE/SEMI Advanced Semiconductor Manufacturing Conference.

[17]  Ranjan Subbaraya Radhamohan Automatic semiconductor wafer map defect signature detection using a neural network classifier , 2010 .

[18]  G. De Nicolao,et al.  Unsupervised Spatial Pattern Classification of Electrical Failures in Semiconductor Manufacturing , 2003 .

[19]  Serge N. Demidenko,et al.  Evaluating the Performance of Different Classification Algorithms for Fabricated Semiconductor Wafers , 2010, 2010 Fifth IEEE International Symposium on Electronic Design, Test & Applications.

[20]  Fei-Long Chen,et al.  A neural-network approach to recognize defect spatial pattern in semiconductor fabrication , 2000 .

[21]  Simone A. Ludwig,et al.  Adaptive genetic programming applied to classification in data mining , 2012, 2012 Fourth World Congress on Nature and Biologically Inspired Computing (NaBIC).

[22]  Sung-Hee Kim,et al.  Multi-step ART1 algorithm for recognition of defect patterns on semiconductor wafers , 2012 .

[23]  Cheng-Lung Huang,et al.  Defect spatial pattern recognition using a hybrid SOM-SVM approach in semiconductor manufacturing , 2009, Expert Syst. Appl..

[24]  Tao Yuan,et al.  Bayesian spatial defect pattern recognition in semiconductor fabrication using support vector clustering , 2010 .