论文信息 - Linearized discrete-time model of higher order Charge-Pump PLLs

Linearized discrete-time model of higher order Charge-Pump PLLs

In this paper, we derive linearized discrete-time models of higher order Charge-Pump Phase-Locked Loops (CPPLLs). The behaviour of CP-PLLs in the steady state is analysed and an important feature is developed. The nonlinear state equations of CP-PLLs are linearized around the equilibrium point. The linearized discrete-time model is finally verified using behavioral simulations in Matlab and PSpice.

Orla Feely | Paul F. Curran | Chuang Bi

[1] Pavan Kumar Hanumolu,et al. Analysis of charge-pump phase-locked loops , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2] Yves Leduc,et al. Modeling and Characterization of the 3rd Order Charge-Pump PLL: a Fully Event-driven Approach , 1999 .

[3] Zuoding Wang. An analysis of charge-pump phase-locked loops , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4] J. H. Mulligan,et al. Optimization of phase-locked loop performance in data recovery systems , 1994 .

[5] Mark Van Paemel,et al. Analysis of a charge-pump PLL: a new model , 1994, IEEE Trans. Commun..

[6] Eleonora Franchi,et al. On the simulation of fast settling charge pump PLLs up to fourth order , 2011, Int. J. Circuit Theory Appl..

[7] F. Gardner,et al. Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[8] Chia-Yu Yao,et al. Stability analysis of fourth-order charge-pump PLLs using linearized discrete-time models , 2007 .

[9] Ronan Farrell,et al. Rigorous Stability Criterion for Digital Phase Locked Loops , 2008 .