Cross-talk suppression in SOI substrates

Abstract Cross-talk between the noisy digital circuitry and the highly sensitive analog circuitry of integrated “system-on-a-chip” circuits is a serious problem. Silicon-on-insulator (SOI) substrates can offer a solution for co-integration of such components as the buried oxide (BOX) layer provides a degree of isolation between adjacent circuits. However, at frequencies above a few hundred MHz, the BOX layer becomes transparent to ac signals and cross-talk occurs through the silicon handle wafer. Improvements in cross-talk suppression can be achieved through the use of high resistivity silicon (HRS) handle wafers. However, it has been shown that oxide charge can induce a mobile charge at the interface of the BOX and HRS handle wafer. A polycrystalline silicon layer under the BOX traps the induced charge so that the resistance at the surface of the HRS is not compromised. Importantly, cross-talk suppression with this silicon based SOI technology is shown for the first time to be as effective as that obtained in silicon-on-sapphire (SOS) control samples.

[1]  D. Lederer,et al.  Substrate loss mechanisms for microstrip and CPW transmission lines on lossy silicon wafers , 2002, 2002 IEEE MTT-S International Microwave Symposium Digest (Cat. No.02CH37278).

[2]  B. Rejaei,et al.  Surface-passivated high-resistivity silicon substrates for RFICs , 2004, IEEE Electron Device Letters.

[3]  P. Wambacq,et al.  Analysis and experimental verification of digital substrate noise generation for epi-type substrates , 2000, IEEE Journal of Solid-State Circuits.

[4]  V. Fusco,et al.  Low-loss CPW lines on surface stabilized high-resistivity silicon , 1999, IEEE Microwave and Guided Wave Letters.

[5]  Michael Dydyk,et al.  Coplanar waveguides and microwave inductors on silicon substrates , 1995 .

[6]  D. Lederer,et al.  Enhanced high resistivity SOI wafers for RF applications , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[7]  M. Bain,et al.  Ultralow silicon substrate noise crosstalk using metal Faraday cages in an SOI technology , 2004, IEEE Transactions on Electron Devices.

[8]  J.A. Reynoso-Hernandez,et al.  Influence of the SRO as passivation layer on the microwave attenuation losses of the CPWs fabricated on HR-Si , 2003, IEEE Microwave and Wireless Components Letters.

[9]  Vincent Fusco,et al.  SiO/sub 2/ interface layer effects on microwave loss of high-resistivity CPW line , 1999 .

[10]  G. Ponchak,et al.  High frequency interconnects on silicon substrates , 1997, 1997 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Technical Papers.

[11]  Denis Flandre,et al.  Substrate crosstalk reduction using SOI technology , 1997 .