Low Power Java Processor for Embedded Applications

This chapter presents a low power architecture of a Java processor. We show that the use of techniques like pipeline and the implementation of the stack in a register bank instead of using the main memory allow aggressive reduction of power dissipation, with a very small area overhead. Besides, thanks to the forwarding technique and to the specific stack machine organization, huge power savings can be obtained when applying this technique to a pipelined implementation of the architecture. Several examples of embedded applications are used to show the power savings obtained through the architecture optimization

[1]  Johan Pouwelse,et al.  Dynamic voltage scaling on a low-power microprocessor , 2001, MobiCom '01.

[2]  Mahmut T. Kandemir,et al.  Tuning garbage collection for reducing memory system energy in an embedded java environment , 2002, TECS.

[3]  N. Shimizu,et al.  A dual issue queued pipelined Java processor TRAJA-toward an open source processor project , 1999, AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360).

[4]  J. Michael O'Connor,et al.  picoJava-I: the Java virtual machine in hardware , 1997, IEEE Micro.

[5]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[6]  Uwe Brinkschulte,et al.  The Komodo project: thread-based event handling supported by a multithreaded Java microcontroller , 1999, Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium.

[7]  George Lawton.  Moving Java into Mobile Phones , 2002, Computer.

[8]  C. P. Ravikumar,et al.  Software power optimizations in an embedded system , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[9]  Luca Benini,et al.  Energy-efficient design of battery-powered embedded systems , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[10]  Luigi Carro,et al.  Making Java Work for Microcontroller Applications , 2001, IEEE Des. Test Comput..

[11]  Mary Jane Irwin,et al.  Architecture-level power estimation and design experiments , 2001, TODE.

[12]  Luigi Carro,et al.  CACO-PS: a general purpose cycle-accurate configurable power simulator , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..

[13]  Sharad Malik,et al.  Power analysis of embedded software: a first step towards software power minimization , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Luigi Carro,et al.  A VLIW low power Java processor for embedded applications , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[15]  Manfred Schlett.  Trends in Embedded-Microprocessor Design , 1998, Computer.

[16]  Abhijit Chatterjee,et al.  Efficient instruction-level optimization methodology for low-power embedded systems , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).