A low-power, low noise, configurable self-timed DSP

This paper describes a commercial implementation of a self-timed DSP. The self-timed design is fully compatible with a synchronous implementation allowing comparisons of both design styles to be made. The self-timed implementation has shown many benefits over its synchronous counterpart especially with regards power consumption and noise emissions. It also demonstrates the commercial viability of self-timed designs in power and noise sensitive applications. This paper also introduces the concept of a highly configurable Application Specific Integrated Architecture (ASIA/sup TM/).

[1]  У Отт Генри,et al.  Методы подавления шумов и помех в электронных системах. (Noise reduction techniques in electronic systems) , 1979 .

[2]  Linda Geppert,et al.  DO PORTABLE ELECTRONICS ENDANGER FLIGHT , 1997 .

[3]  L. Geppert,et al.  Do portable electronics endanger flight? The evidence mounts , 1996 .

[4]  M. Rem,et al.  VLSI programming , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[5]  Jim D. Garside,et al.  AMULET2e: an asynchronous embedded controller , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[6]  Nigel Charles Paver,et al.  The Design and Implementation of an Asynchronous Microprocessor , 1994 .

[7]  Jim D. Garside,et al.  The design and evaluation of an asynchronous microprocessor , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.