Parasitic Inductance and Capacitance-Assisted Active Gate Driving Technique to Minimize Switching Loss of SiC MOSFET

High di/dt and dv/dt of SiC MOSFET cause a considerable amount of overshoot in device voltage and current during switching transients in the presence of inverter layout parasitic inductance and load parasitic capacitance. The excessive overshoots in device voltage and current cause failure of the device. Moreover, these uncontrolled overshoots increase the switching loss in the inverter. It is difficult to reduce parasitic inductance beyond a certain point. This paper proposes an active gate driving technique, which allows inverter to operate with moderate amount of layout parasitic inductance and load parasitic capacitance. The proposed technique dramatically reduces switching loss of the SiC MOSFET with the help of existing parasitic elements. The proposed switching loss reduction technique is termed as quasi zero switching. The developed active gate driver has been tested in a double pulse test setup and a 10 kW two-level voltage source inverter driving an induction motor.

[1]  Dushan Boroyevich,et al.  Experimental parametric study of the parasitic inductance influence on MOSFET switching characteristics , 2010, The 2010 International Power Electronics Conference - ECCE ASIA -.

[2]  Subhashish Bhattacharya,et al.  Design Considerations and Performance Evaluation of 1200-V 100-A SiC MOSFET-Based Two-Level Voltage Source Converter , 2016, IEEE Transactions on Industry Applications.

[3]  Subhashish Bhattacharya,et al.  Understanding dv/dt of 15 kV SiC N-IGBT and its control using active gate driver , 2014, 2014 IEEE Energy Conversion Congress and Exposition (ECCE).

[4]  Leon M. Tolbert,et al.  A di/dt Feedback-Based Active Gate Driver for Smart Switching and Fast Overcurrent Protection of IGBT Modules , 2014, IEEE Transactions on Power Electronics.

[5]  Sudip K. Mazumder,et al.  Optically Switched-Drive-Based Unified Independent dv/dt and di/dt Control for Turn-Off Transition of Power MOSFETs , 2015, IEEE Transactions on Power Electronics.

[6]  B. Jayant Baliga,et al.  Fundamentals of Power Semiconductor Devices , 2008 .

[7]  Kamalesh Hatua,et al.  Active Gate Driving Technique for a 1200 V SiC MOSFET to Minimize Detrimental Effects of Parasitic Inductance in the Converter Layout , 2016, IEEE Transactions on Industry Applications.

[8]  Leon M. Tolbert,et al.  A high temperature silicon carbide MOSFET power module with integrated silicon-on-insulator based gate drive , 2014 .

[9]  Jianjing Wang,et al.  Characterization and Experimental Assessment of the Effects of Parasitic Elements on the MOSFET Switching Performance , 2013, IEEE Transactions on Power Electronics.

[10]  Kamalesh Hatua,et al.  Study of the effects of parasitic inductances and device capacitances on 1200 V, 35 A SiC MOSFET based voltage source inverter design , 2014, 2014 IEEE International Conference on Power Electronics, Drives and Energy Systems (PEDES).

[11]  Nadir Idir,et al.  Active gate voltage control of turn-on di/dt and turn-off dv/dt in insulated gate transistors , 2006, IEEE Transactions on Power Electronics.

[12]  Vassilios G. Agelidis,et al.  Common Mode Noise Analysis for Cascaded Boost Converter With Silicon Carbide Devices , 2017, IEEE Transactions on Power Electronics.

[13]  S. Pontarollo,et al.  A new gate driver integrated circuit for IGBT devices with advanced protections , 2006, IEEE Transactions on Power Electronics.

[14]  Jacek Rabkowski,et al.  Gate and Base Drivers for Silicon Carbide Power Transistors: An Overview , 2016, IEEE Transactions on Power Electronics.

[15]  Zhiqiang Wang,et al.  Switching performance improvement of IGBT modules using an active gate driver , 2013, 2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[16]  D. G. Lamar,et al.  An Insight into the Switching Process of Power MOSFETs: An Improved Analytical Losses Model , 2010, IEEE Transactions on Power Electronics.

[17]  B. Hull,et al.  High Switching Performance of 1700-V, 50-A SiC Power MOSFET Over Si IGBT/BiMOSFET for Advanced Power Conversion Applications , 2016, IEEE Transactions on Power Electronics.

[18]  Khai D. T. Ngo,et al.  Passive Balancing of Peak Currents Between Paralleled MOSFETs With Unequal Threshold Voltages , 2017, IEEE Transactions on Power Electronics.

[19]  Subhashish Bhattacharya,et al.  A MV intelligent gate driver for 15kV SiC IGBT and 10kV SiC MOSFET , 2016, 2016 IEEE Applied Power Electronics Conference and Exposition (APEC).

[20]  Yan Deng,et al.  Parasitic Inductance Effects on the Switching Loss Measurement of Power Semiconductor Devices , 2006, 2006 IEEE International Symposium on Industrial Electronics.

[21]  H. Shah,et al.  Analytical modeling and experimental evaluation of interconnect parasitic inductance on MOSFET switching characteristics , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[22]  P.J. Grbovic,et al.  An IGBT Gate Driver for Feed-Forward Control of Turn-on Losses and Reverse Recovery Current , 2008, IEEE Transactions on Power Electronics.

[23]  Nadir Idir,et al.  Turn-on Performance of Reverse Blocking IGBT (RB IGBT) and Optimization Using Advanced Gate Driver , 2010, IEEE Transactions on Power Electronics.

[24]  T.A. Lipo,et al.  High performance active gate drive for high power IGBTs , 1998, Conference Record of 1998 IEEE Industry Applications Conference. Thirty-Third IAS Annual Meeting (Cat. No.98CH36242).

[25]  M. Žefran,et al.  Closed-loop control of switching transition of SiC MOSFETs , 2015, 2015 IEEE Applied Power Electronics Conference and Exposition (APEC).