Clock Period Minimization with Minimum Delay Insertion
暂无分享,去创建一个
[1] Robert K. Brayton,et al. Minimum padding to satisfy short path constraints , 1993, ICCAD '93.
[2] Sachin S. Sapatnekar,et al. A graph-theoretic approach to clock skew optimization , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.
[3] Shih-Hsu Huang,et al. Clock Period Minimization of Non-Zero Clock Skew Circuits , 2003, ICCAD.
[4] Jens Vygen,et al. Cycle time and slack optimization for VLSI-chips , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).
[5] Baris Taskin,et al. Delay insertion method in clock skew scheduling , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Marios C. Papaefthymiou,et al. Understanding retiming through maximum average-delay cycles , 2005, Mathematical systems theory.
[7] Shih-Hsu Huang,et al. Synthesis of nonzero clock skew circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] Marios C. Papaefthymiou. Understanding retiming through maximum average-weight cycles , 1991, SPAA '91.
[9] John P. Fishburn,et al. Clock Skew Optimization , 1990, IEEE Trans. Computers.
[10] Shih-Hsu Huang,et al. Race-condition-aware clock skew scheduling , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[11] Narendra Karmarkar,et al. A new polynomial-time algorithm for linear programming , 1984, STOC '84.