ASIIST: Application Specific I/O Integration Support Tool for Real-Time Bus Architecture Designs

In hard real-time systems such as avionics, computerboard level designs are typically customized to meet specific reliability and real time requirements. This paper focuses on computer-aided application-specific design of I/O architecture using PCI as an example. We have built a tool (ASIIST) that will enable engineers to explore design spaces at the I/O bus architecture level, performing analysis that incorporates bus protocols, to provide guarantees of real-time properties.

[1]  Duncan Clarke,et al.  Schedulability analysis of AADL models , 2006, Proceedings 20th IEEE International Parallel & Distributed Processing Symposium.

[2]  Robert de Simone,et al.  Dealing with AADL End-to-End Flow Latency with UML MARTE , 2008, 13th IEEE International Conference on Engineering of Complex Computer Systems (iceccs 2008).

[3]  Steve Vestal,et al.  The SAE Architecture Analysis & Design Language (AADL) a standard for engineering performance critical systems , 2006, 2006 IEEE Conference on Computer Aided Control System Design, 2006 IEEE International Conference on Control Applications, 2006 IEEE International Symposium on Intelligent Control.

[4]  Sébastien Gérard,et al.  MARTE: Also an UML Profile for Modeling AADL Applications , 2007, 12th IEEE International Conference on Engineering Complex Computer Systems (ICECCS 2007).

[5]  Jean-Yves Le Boudec,et al.  Network Calculus: A Theory of Deterministic Queuing Systems for the Internet , 2001 .

[6]  Gabor Karsai,et al.  Model-integrated development of embedded software , 2003, Proc. IEEE.

[7]  C. M. Sperberg-McQueen,et al.  Extensible Markup Language (XML) , 1997, World Wide Web J..

[8]  Laurent Pautet,et al.  From the prototype to the final embedded system using the Ocarina AADL tool suite , 2008, TECS.

[9]  Lothar Thiele,et al.  Real-time calculus for scheduling hard real-time systems , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[10]  Jörgen Hansson,et al.  ANDES: An ANalysis-Based DEsign Tool for Wireless Sensor Networks , 2007, 28th IEEE International Real-Time Systems Symposium (RTSS 2007).

[11]  Steve Vestal,et al.  Domain-Specific Software Architectures for Guidance, Navigation and Control , 1996, Int. J. Softw. Eng. Knowl. Eng..

[12]  J. Javier Gutiérrez,et al.  MAST: Modeling and Analysis Suite for Real Time Applications , 2001, ECRTS.

[13]  Marcel Verhoef,et al.  System architecture evaluation using modular performance analysis: a case study , 2006, International Journal on Software Tools for Technology Transfer.

[14]  Karama Kanoun,et al.  The ADAPT Tool: From AADL Architectural Models to Stochastic Petri Nets through Model Transformation , 2008, 2008 Seventh European Dependable Computing Conference.

[15]  Rolf Ernst,et al.  System level performance analysis - the SymTA/S approach , 2005 .

[16]  Laurent Nana,et al.  Scheduling and memory requirements analysis with AADL , 2005, SIGAda.

[17]  Hongxing Wei,et al.  Implementing Hybrid Operating Systems with Two-Level Hardware Interrupts , 2007, RTSS 2007.