Process Corner Analysis for Folding and Interpolating ADC
暂无分享,去创建一个
[1] James D. Meindl,et al. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.
[2] Song Jia,et al. Low-power CMOS folding and interpolating ADC with a fully-folding technique , 2007, 2007 7th International Conference on ASIC.
[3] Bedrich J. Hosticka,et al. Modular Low-Power, High-Speed CMOS Analog-to-Digital Converter for Embedded Systems , 2003 .
[4] James Tschanz,et al. Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[5] Bram Nauta,et al. A 70-MS/s 110-mW 8-b CMOS folding and interpolating A/D converter , 1995 .
[6] R. Thirugnanam,et al. Design of a 4-bit 1.4 Gsamples/s low power folding ADC for DS-CDMA UWB transceivers , 2005, 2005 IEEE International Conference on Ultra-Wideband.
[7] Kwang Sub Yoon,et al. An 8-bit CMOS current-mode folding and interpolation A/D converter with three-level folding amplifiers , 1996, Proceedings of APCCAS'96 - Asia Pacific Conference on Circuits and Systems.