The design and simulation of the PACE prototype architecture

We present a case study of the use of a Unix/C/Verilog production environment to aid the design, from concept to physical prototype, of the PACE parallel graph rewriting architecture. The entire architecture has been modelled, so that simulated runs of complete programs are possible. The architecture's model is currently being refined towards a component by component detailed hardware design.

[1]  Seth Copen Goldstein,et al.  TAM - A Compiler Controlled Threaded Abstract Machine , 1993, J. Parallel Distributed Comput..

[2]  D. A. Turner.  Another Algorithm for Bracket Abstraction , 1979, J. Symb. Log..

[3]  Kenneth R. Traub,et al.  Overview of the Monsoon project , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[4]  Donald Yeung,et al.  THE MIT ALEWIFE MACHINE: A LARGE-SCALE DISTRIBUTED-MEMORY MULTIPROCESSOR , 1991 .

[5]  Arvind,et al.  T: a multithreaded massively parallel architecture , 1992, ISCA '92.

[6]  Mark Scheevel.  NORMA: a graph reduction processor , 1986, LFP '86.

[7]  D. A. Turner,et al.  A new implementation technique for applicative languages , 1979, Softw. Pract. Exp..

[8]  Simon L. Peyton Jones,et al.  Implementing lazy functional languages on stock hardware: the Spineless Tagless G-machine , 1992, Journal of Functional Programming.