SCR device fabricated with dummy-gate structure to improve turn-on speed for effective ESD protection in CMOS technology

Turn-on speed is the main concern for an on-chip electrostatic discharge (ESD) protection device, especially in the nanoscale CMOS processes with ultrathin gate oxide. A novel dummy-gate-blocking silicon-controlled rectifier (SCR) device employing a substrate-triggered technique is proposed to improve the turn-on speed of an SCR device for using in an on-chip ESD protection circuit to effectively protect the much thinner gate oxide. The fabrication of the proposed SCR device with dummy-gate structure is fully process-compatible with general CMOS process, without using an extra mask layer or adding process steps. From the experimental results in a 0.25-/spl mu/m CMOS process with a gate-oxide thickness of /spl sim/50 /spl Aring/, the switching voltage, turn-on speed, turn-on resistance, and charged-device-model ESD levels of the SCR device with dummy-gate structure have been greatly improved, as compared to the normal SCR with shallow trench isolation structure.

[1]  R. N. Rountree.  ESD protection for submicron CMOS circuits-issues and solutions , 1988, Technical Digest., International Electron Devices Meeting.

[2]  Chung-Yu Wu,et al.  A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS ICs , 1997 .

[3]  T. Polgreen,et al.  A low-voltage triggering SCR for on-chip ESD protection at output and input pads , 1990, IEEE Electron Device Letters.

[4]  Sung-Mo Kang,et al.  A study of ESD-induced latent damage in CMOS integrated circuits , 1998, 1998 IEEE International Reliability Physics Symposium Proceedings. 36th Annual (Cat. No.98CH36173).

[5]  S. Ramaswamy,et al.  Modeling MOS snapback and parasitic bipolar action for circuit-level ESD and high current simulations , 1996, Proceedings of International Reliability Physics Symposium.

[6]  A. Amerasekera,et al.  ESD-related process effects in mixed-voltage sub-0.5 /spl mu/m technologies , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[7]  Ming-Dou Ker,et al.  Substrate-triggered SCR device for on-chip ESD protection in fully silicided sub-0.25-/spl mu/m CMOS process , 2003 .

[8]  Ming-Dou Ker.  Electrostatic discharge protection circuits in CMOS ICs using the lateral SCR devices: an overview , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[9]  S. Trinh,et al.  Multi-finger turn-on circuits and design techniques for enhanced ESD performance and width-scaling , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[10]  C.C. Russ,et al.  GGSCRs: GGNMOS Triggered silicon controlled rectifiers for ESD protection in deep sub-micron CMOS processes , 2001, 2001 Electrical Overstress/Electrostatic Discharge Symposium.

[11]  Chung-Yu Wu,et al.  Modeling the positive-feedback regenerative process of CMOS latchup by a positive transient pole method. II. Quantitative evaluation , 1995 .

[12]  Ming-Dou Ker,et al.  Improvement on Turn-on Speed of Substrate-Triggered SCR Device by Using Dummy-Gate Structure for On-Chip ESD Protection , 2003 .

[13]  E. Rosenbaum,et al.  Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions , 2000 .

[14]  William D. Greason,et al.  Latent effects due to ESD in CMOS integrated circuits: review and experiments , 1993 .

[15]  Chung-Yu Wu,et al.  Modeling the positive-feedback regenerative process of CMOS latchup by a positive transient pole method. I. theoretical derivation , 1995 .

[16]  Chang-Su Kim,et al.  A novel NMOS transistor for high performance ESD protection devices in 0.18 /spl mu/m CMOS technology utilizing salicide process , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).