论文信息 - A 0.6 W 10 Gb/s SONET/SDH bit-error-monitoring LSI

A 0.6 W 10 Gb/s SONET/SDH bit-error-monitoring LSI

A low-power 10 Gb/s SONET/SDH monitoring LSI uses Si bipolar process. This is the first monitoring LSI operating at 10 Gb/s. The LSI monitors the bit errors in 10 Gb/s SONET/SDH frames using a parity byte B1. The LSI architecture is optimized for monitoring. The descrambler, which restores the incoming scrambled signal, is omitted to reduce power dissipation. The LSI can cope with 10 Gb/s and 2.5 Gb/s frame formats by using a multi-frame-format counter/decoder. The framer/demultiplexer is composed of a byte-aligning demultiplexer and a frame detector.

H. Ichino | K. Kawai

[1] Y. Yamabayashi,et al. High-speed regenerator section terminating LSIs , 1993 .

[2] H. Ichino,et al. 250 mW 2.488 Gbit/s and 622 Mbit/s SONET/SDH bit-error-monitoring LSI , 1999 .

[3] Keiichi Koike,et al. A 557-mW, 2.5-Gbit/s SONET/SDH regenerator-section terminating LSI chip using low-power bipolar-LSI design , 1999, IEEE J. Solid State Circuits.

[4] M. Soda,et al. A 10 Gb/s SiGe bipolar framer/demultiplexer for SDH systems , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[5] M. Ugajin,et al. Very-high f/sub T/ and f/sub max/ silicon bipolar transistors using ultra-high-performance super self-aligned process technology for low-energy and ultra-high-speed LSI's , 1995, Proceedings of International Electron Devices Meeting.