Stochastic Flash Analog-to-Digital Conversion

A stochastic flash analog-to-digital converter (ADC) is presented. A standard flash uses a resistor string to set individual comparator trip points. A stochastic flash ADC uses random comparator offset to set the trip points. Since the comparators are no longer sized for small offset, they can be shrunk down into digital cells. Using comparators that are implemented as digital cells produces a large variation of comparator offset. Typically, this is considered a disadvantage, but in our case, this large standard deviation of offset is used to set the input signal range. By designing an ADC that is made up entirely of digital cells, it is a natural candidate for a synthesizable ADC. Comparator trip points follow the nonlinear transfer function described by a Gaussian cumulative distribution function, and a technique is presented that reduces this nonlinearity by changing the overall transfer function of the stochastic flash ADC. A test chip is fabricated in 0.18- CMOS to demonstrate the concept.

[1]  R. C. Taft,et al.  A 100-MS/s 8-b CMOS subranging ADC with sustained parametric performance from 3.8 V down to 2.2 V , 2001 .

[2]  G.C. Temes,et al.  Stochastic analog-to-digital conversion , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[3]  Michel Declercq,et al.  New encoding scheme for high-speed flash ADC's , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[4]  Jan Mulder,et al.  A 21-mW 8-b 125-MSample/s ADC in 0.09-mm2 0.13-μm CMOS , 2004 .

[5]  Michael P. Flynn,et al.  A "digital" 6-bit ADC in 0.25-μm CMOS , 2002 .

[6]  Pierluigi Nuzzo,et al.  Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Frank M. L. van der Goes,et al.  A 21-mW 8-b 125-MSample/s ADC in 0.09-mm/sup 2/ 0.13-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[8]  Shyh-Chyi Wong,et al.  A CMOS mismatch model and scaling effects , 1997 .

[9]  Behzad Razavi,et al.  Design techniques for high-speed, high-resolution comparators , 1992 .

[10]  Denis C. Daly,et al.  A 6-bit, 0.2 V to 0.9 V Highly Digital Flash ADC With Comparator Redundancy , 2009, IEEE Journal of Solid-State Circuits.

[11]  J. Woods,et al.  Probability and Random Processes with Applications to Signal Processing , 2001 .

[12]  B. P. Brandt,et al.  A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at Nyquist , 1999, IEEE J. Solid State Circuits.