A 0.18 /spl mu/m SiGe BiCMOS receiver and transmitter chipset for SONET OC-768 transmission systems

A BiCMOS CDR/1:4-DEMUX and CMU/4:1-MUX chipset targeting 40-43 Gb/s optical communications is implemented in 0.18 /spl mu/m SiGe. At 43 Gb/s and up to 100/spl deg/C chip temperature, both ICs operate at BER <10/sup -15/ and <210 fs RMS clock jitter. The receiver and transmitter chips dissipate 2.8 W and 2.3 W, respectively, from a -3.6 V supply.

[1]  E. M. Cherry,et al.  The Design of Wide-Band Transistor Feedback Amplifiers , 1963 .

[2]  A. Rofougaran,et al.  A 900 MHz CMOS LC-oscillator with quadrature outputs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[3]  Hans-Martin Rein,et al.  Design considerations for very-high-speed Si-bipolar IC's operating up to 50 Gb/s , 1996, IEEE J. Solid State Circuits.

[4]  R. Walker,et al.  A 2.488 Gb/s Si-bipolar clock and data recovery IC with robust loss of signal detection , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[5]  M. Wurzer,et al.  60 Gbit/s regenerating demultiplexer in SiGe bipolar technology , 1997 .

[6]  Hans-Martin Rein,et al.  60 Gbit/s time-division multiplexer in SiGe-bipolar technology with special regard to mounting and measuring technique , 1997 .

[7]  SiGe BiCMOS 3.3-V clock and data recovery circuits for 10-Gb/s serial transmission systems , 2000, IEEE Journal of Solid-State Circuits.

[8]  M. Oprysko,et al.  Millimeter wave package design: a comparison of simulation and measurement results , 2001, IEEE 10th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No. 01TH8565).

[9]  R. Pullela,et al.  A fully integrated 40-Gb/s clock and data recovery IC with 1:4 DEMUX in SiGe technology , 2001 .

[10]  Lei Shan,et al.  50 Gb/s SiGe BiCMOS 4:1 multiplexer and 1:4 demultiplexer for serial communication systems , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[11]  Hai Tao,et al.  A 40/43 Gb/s SONET OC-768 SiGe 4:1 MUX/CMU , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[12]  Hai Tao,et al.  A 40-43Gb/s clock and data recovery IC with integrated SFI-5 1:16 demultiplexer in SiGe technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[13]  K. Ohhata,et al.  43 Gb/s full-rate-clock 16:1 multiplexer and 1:16 demultiplexer with SFI-5 interface in SiGe BiCMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..