Evaluation Of Microblaze and ImplementationOf AES Algorithm using Spartan-3E

Security is the most important part in data communication system, where more randomization in secret keys increases the security as well as complexity of the cryptography algorithms. As a result in recent sates these algorithms are compensating with enormous memory spaces and large execution time on hardware platform scenario due to its reconfiguration nature low price and marketing speed. In this paper we demonstrate the design and implementation of a 128-bit Advanced Encryption Standard(AES) both symmetric encryption and decryption algorithm by developing suitable hardware and software design on Xilinx Spartan-3E(XC3S500E-FG320)device. The system is optimized in terms of execution speed and hardware utilization. We have several real time applications based on AES algorithm like Data integrity, Data secrecy and authentication and various other domains, Digital signature. The future scope of this project is to run an application using this AES Implementation.

[1]  Arash Reyhani-Masoleh,et al.  Efficient and High-Performance Parallel Hardware Architectures for the AES-GCM , 2012, IEEE Transactions on Computers.

[2]  Mangesh S. Deshpande,et al.  FPGA implementation of AES encryption and decryption , 2009, 2009 International Conference on Control, Automation, Communication and Energy Conservation.

[3]  Pachamuthu Rajalakshmi,et al.  Hardware-software co-design of AES on FPGA , 2012, ICACCI '12.

[4]  William Stallings,et al.  Cryptography and Network Security: Principles and Practice , 1998 .