Neighborhood dependent approach for low power 2D convolution in video processing applications

Window-based operations such as two dimensional (2-D) convolution operations are commonly used in image and video processing applications. In this paper, a new design technique that considers the neighboring pixels within the window to detect and eliminate redundant or unnecessary computations for power reduction is presented. A novel on-chip detection technique is developed for the proposed neighborhood dependent approach (NDA) to reduce computations. In addition, data partitioning methodology is employed in the on chip buffer design support real-time operations. This NDA method is applied to different window buffering schemes and experimental results are presented.

[1]  César Torres-Huitzil,et al.  Real-time field programmable gate array architecture for computer vision , 2001, J. Electronic Imaging.

[2]  Hui Zhang,et al.  A Multiwindow Partial Buffering Scheme for FPGA-Based 2-D Convolvers , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Yvon Savaria,et al.  Reconfigurable pipelined 2-D convolvers for fast digital signal processing , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Francisco Cardells-Tormo,et al.  Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Francisco Cardells-Tormo,et al.  Area-efficient 2-D shift-variant convolvers for FPGA-based digital image processing , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..

[6]  Bruce A. Draper,et al.  Compiling and optimizing image processing algorithms for FPGAs , 2000, Proceedings Fifth IEEE International Workshop on Computer Architectures for Machine Perception.

[7]  Jack Jean,et al.  Data Buffering and Allocation in Mapping Generalized Template Matching on Reconfigurable Systems , 2004, The Journal of Supercomputing.

[8]  Sangjin Hong,et al.  Domain Specific Reconfigurable Processing Core Architecture for Digital Filtering Applications , 2005, J. VLSI Signal Process..

[9]  César Torres-Huitzil,et al.  FPGA-Based Configurable Systolic Architecture for Window-Based Image Processing , 2005, EURASIP J. Adv. Signal Process..

[10]  Tughrul Arslan,et al.  Low-power reconfigurable VLSI architecture for the implementation of FIR filters , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[11]  Yongmin Kim,et al.  Mapping of two-dimensional convolution on very long instruction word media processors for real-time performance , 2000, J. Electronic Imaging.

[12]  Peter J. Varman,et al.  A modular systolic architecture for image convolutions , 1987, ISCA '87.