Three-Phase PLLs by Using Frequency Adaptive Multiple Delayed Signal Cancellation Prefilters Under Adverse Grid Conditions

Phase-locked loops (PLLs) are the most widely adopted techniques for synchronization of distributed generation units to the utility grid. However, when the grid voltage is polluted with severe unbalances and harmonics, the accuracy and performance of the conventional PLL will be deteriorated. This paper proposes a novel filtering technique, called the multiple delayed signal cancellation (MDSC), for improving the dynamic performance of the conventional synchronous reference frame (SRF)-PLL under adverse three-phase grid conditions. Theoretical developments of $dq$-frame and $\alpha \beta$-frame MDSC operators are investigated. The analysis shows that these MDSC operators can provide more flexibility to configure the lowest undesired harmonics. Since the MDSC operators possess multiple delayed signals in parallel, the delay time introduced by the operators can be reduced by selecting a suitable number of transfer delays. Therefore, the MDSC operators can be configured to have less delay time in comparison with the cascaded delayed signal cancellation operators with the same harmonic elimination capability. These two MDSC operators are utilized as a prefiltering stage to the conventional SRF-PLL to improve the dynamic responses. Since MDSC operators are dependent on grid frequency excursions, a new frequency adaptation scheme for the MDSC operators is also proposed for providing fast grid frequency estimations in designing the MDSC prefilter based PLLs. Experimental verifications demonstrate the effectiveness of the proposed PLLs and provide good dynamic responses when compared with the recent advanced PLLs.

[1]  Francisco A. S. Neves,et al.  Digital Filters for Fast Harmonic Sequence Component Separation of Unbalanced and Distorted Three-Phase Signals , 2012, IEEE Transactions on Industrial Electronics.

[2]  Y. Li,et al.  Three-Phase Cascaded Delayed Signal Cancellation PLL for Fast Selective Harmonic Detection , 2013, IEEE Transactions on Industrial Electronics.

[3]  Y. Li,et al.  Analysis and Digital Implementation of Cascaded Delayed-Signal-Cancellation PLL , 2011, IEEE Transactions on Power Electronics.

[4]  M. Bongiorno,et al.  Effect of Sampling Frequency and Harmonics on Delay-Based Phase-Sequence Estimation Method , 2008, IEEE Transactions on Power Delivery.

[5]  Josep M. Guerrero,et al.  A Robust and Fast Synchronization Technique for Adverse Grid Conditions , 2017, IEEE Transactions on Industrial Electronics.

[6]  Josep M. Guerrero,et al.  dq-Frame Cascaded Delayed Signal Cancellation- Based PLL: Analysis, Design, and Comparison With Moving Average Filter-Based PLL , 2015, IEEE Transactions on Power Electronics.

[7]  Gabriel Garcerá,et al.  An Adaptive Synchronous-Reference-Frame Phase-Locked Loop for Power Quality Improvement in a Polluted Utility Grid , 2012, IEEE Transactions on Industrial Electronics.

[8]  R. Teodorescu,et al.  Multiple second order generalized integrators for harmonic synchronization of power converters , 2009, 2009 IEEE Energy Conversion Congress and Exposition.

[9]  Josep M. Guerrero,et al.  Research On Variable-Length Transfer Delay and Delayed-Signal-Cancellation-Based PLLs , 2018, IEEE Transactions on Power Electronics.

[10]  Paolo Mattavelli,et al.  Digital Control in Power Electronics , 2006, Digital Control in Power Electronics.

[11]  Chia-Chi Chu,et al.  Three-phase grid synchronization PLL using multiple delayed signal cancellation under adverse grid voltage conditions , 2017, 2017 IEEE Industry Applications Society Annual Meeting.

[12]  Francisco A. S. Neves,et al.  A Space-Vector Discrete Fourier Transform for Unbalanced and Distorted Three-Phase Signals , 2010, IEEE Transactions on Industrial Electronics.

[13]  Juan C. Vasquez,et al.  Three-Phase PLLs: A Review of Recent Advances , 2017, IEEE Transactions on Power Electronics.

[14]  Darwish,et al.  Practical Considerations for Recursive DFT Implementation in Numerical Relays , 2006 .

[15]  Xinbo Ruan,et al.  Grid Synchronization Systems of Three-Phase Grid-Connected Power Converters: A Complex-Vector-Filter Perspective , 2014, IEEE Transactions on Industrial Electronics.

[16]  Reza Iravani,et al.  Voltage-Sourced Converters in Power Systems: Modeling, Control, and Applications , 2010 .

[17]  D. Boroyevich,et al.  Decoupled Double Synchronous Reference Frame PLL for Power Converters Control , 2007, IEEE Transactions on Power Electronics.

[18]  Mario Rizo,et al.  A Generalized Delayed Signal Cancellation Method for Detecting Fundamental-Frequency Positive-Sequence Three-Phase Signals , 2010, IEEE Transactions on Power Delivery.

[19]  Vassilios G. Agelidis,et al.  A Three-Phase Frequency-Adaptive Phase-Locked Loop for Independent Single-Phase Operation , 2014, IEEE Transactions on Power Electronics.

[20]  Feng Gao,et al.  A Method to Improve the Dynamic Performance of Moving Average Filter-Based PLL , 2015, IEEE Transactions on Power Electronics.

[21]  Josep M. Guerrero,et al.  Moving Average Filter Based Phase-Locked Loops: Performance Analysis and Design Guidelines , 2014, IEEE Transactions on Power Electronics.

[22]  Frede Blaabjerg,et al.  A Robust Synchronization to Enhance the Power Quality of Renewable Energy Systems , 2015, IEEE Transactions on Industrial Electronics.

[23]  Md. Shamim Reza,et al.  A Robust Technique for Single-Phase Grid Voltage Fundamental and Harmonic Parameter Estimation , 2015, IEEE Transactions on Instrumentation and Measurement.

[24]  Zhe Chen,et al.  Multiple-Complex Coefficient-Filter-Based Phase-Locked Loop and Synchronization Technique for Three-Phase Grid-Interfaced Converters in Distributed Utility Networks , 2011, IEEE Transactions on Industrial Electronics.

[25]  Se-Kyo Chung,et al.  A phase tracking system for three phase utility interface inverters , 2000 .

[26]  Kaushik Rajashekara,et al.  An improved delayed signal cancellation PLL for fast grid synchronization under distorted and unbalanced grid condition , 2017, 2016 IEEE Industry Applications Society Annual Meeting.

[27]  Josep M. Guerrero,et al.  PLL With MAF-Based Prefiltering Stage: Small-Signal Modeling and Performance Enhancement , 2016, IEEE Transactions on Power Electronics.

[28]  J Pou,et al.  Variable-Frequency Grid-Sequence Detector Based on a Quasi-Ideal Low-Pass Filter Stage and a Phase-Locked Loop , 2010, IEEE Transactions on Power Electronics.

[29]  Josep M. Guerrero,et al.  Conventional Synchronous Reference Frame Phase-Locked Loop is an Adaptive Complex Filter , 2015, IEEE Transactions on Industrial Electronics.

[30]  Josep M. Guerrero,et al.  A Simple Approach to Enhance the Performance of Complex-Coefficient Filter-Based PLL in Grid-Connected Applications , 2018, IEEE Transactions on Industrial Electronics.

[31]  Hany A. Hamed,et al.  Frequency Adaptive CDSC-PLL Using Axis Drift Control Under Adverse Grid Condition , 2017, IEEE Transactions on Industrial Electronics.

[32]  Yun Wei Li,et al.  Hybrid AC/DC System Harmonics Control Through Grid Interfacing Converters With Low Switching Frequency , 2018, IEEE Transactions on Industrial Electronics.

[33]  J. Svensson,et al.  Practical Implementation of Delayed Signal Cancellation Method for Phase-Sequence Separation , 2007, IEEE Transactions on Power Delivery.

[34]  V. Blasko,et al.  Operation of a phase locked loop system under distorted utility conditions , 1997 .

[35]  Abdul R. Beig,et al.  Control scheme for grid-tied distributed generation inverter under unbalanced and distorted utility conditions with power quality ancillary services , 2016 .

[36]  Josep M. Guerrero,et al.  An Efficient Implementation of Generalized Delayed Signal Cancellation PLL , 2016, IEEE Transactions on Power Electronics.

[37]  J. Doval-Gandoy,et al.  Tuning of Phase-Locked Loops for Power Converters Under Distorted Utility Conditions , 2009, IEEE Transactions on Industry Applications.

[38]  Yun Wei Li,et al.  Grid synchronization PLL based on cascaded delayed signal cancellation , 2010, 2010 IEEE Energy Conversion Congress and Exposition.

[39]  Yunlu Li,et al.  Performance Improvement of Quasi-Type-1 PLL by using a Complex Notch Filter , 2016, IEEE Access.