An Implementation of GSG with Parallel Outputs Targeting MIMO Detector

Existing GSG (gold sequence generator) generates only 1 bit data per clock cycle. Thus it may cause delay to the data communications. In this paper, we propose the GSG with parallel outputs for high speed data communications. Through simple matrix multiplications, we could not only derive a recursive formula in parallel form but also implement the GSG with multiple outputs. Experimental results show that though the total area and clock period of the proposed scheme are 3~13% and 21~23% larger than those of the existing scheme, our GSGs with parallel outputs improve 2, 4 and 6 times the throughput, respectively, compared with the existing GSG with single output. We also applied our GSGs to a MMSE-SIC receiver for MIMO-OFDMA systems. Therefore, we remarkably improve the throughput of the MIMO detector with the parallel processing of the data communications.

[1]  Rodger E. Ziemer,et al.  Digital Communications and Spread Spectrum Systems , 1985 .

[2]  R. Gold,et al.  Optimal binary sequences for spread spectrum multiplexing (Corresp.) , 1967, IEEE Trans. Inf. Theory.

[3]  Robert Gold,et al.  Maximal recursive sequences with 3-valued recursive cross-correlation functions (Corresp.) , 1968, IEEE Trans. Inf. Theory.

[4]  P. Markovic,et al.  FPGA/VLSI implementation analysis of PN sequence generator for direct sequence spread spectrum systems , 1999, 4th International Conference on Telecommunications in Modern Satellite, Cable and Broadcasting Services. TELSIKS'99 (Cat. No.99EX365).

[5]  T. Guess,et al.  Optimum decision feedback multiuser equalization with successive decoding achieves the total capacity of the Gaussian multiple-access channel , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).

[6]  Kyung Hi Chang,et al.  Optimal PN sequence design for quasisynchronous CDMA communication systems , 1997, IEEE Trans. Commun..

[7]  J.E. Mazo,et al.  Digital communications , 1985, Proceedings of the IEEE.

[8]  M. Lowy.  Low power spread spectrum code generator based on parallel shift register implementation , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[9]  Xilinx Family.  Efficient Shift Registers, LFSR Counters, and Long Pseudo- Random Sequence Generators , 1996 .

[10]  M. Lowy,et al.  A high speed, low power spread spectrum code generator , 1994, Proceedings of 1994 37th Midwest Symposium on Circuits and Systems.