A novel soft error sensitivity characterization technique based on simulated fault injection and constrained association analysis

Soft error, a concern for space applications in the past, became a critical issue in deep sub-micron VLSI design for the continuous technology scaling. Automated fault injection technique is employed to characterize the soft error sensitivity of VHDL based design and association analysis algorithm is firstly introduced into this realm to explore the fault dependency of the components in the design. The association analysis technique makes the soft error characterization more systematic and methodic. An automated simulation based fault injector HSECT (HIT Soft Error Characterization Toolkit) is designed and a simple RISC processor, DP32-processor is selected as the research prototype. By using HSECT, 30,000 soft errors are injected to the DP32-processor with good statistical significance. The soft error sensitivity of the processor and the fault dependency of its components are also further investigated to direct the future design of the fault-tolerant and dependable circuits.

[1]  Régis Leveugle,et al.  Early SEU fault injection in digital, analog and mixed signal circuits: a global flow , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[2]  Robert Baumann,et al.  Soft errors in advanced computer systems , 2005, IEEE Design & Test of Computers.

[3]  Ravishankar K. Iyer,et al.  An experimental study of soft errors in microprocessors , 2005, IEEE Micro.

[4]  Seyed Ghassem Miremadi,et al.  Dependability analysis using a fault injection tool based on synthesizability of HDL models , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[5]  Tomasz Imielinski,et al.  Mining association rules between sets of items in large databases , 1993, SIGMOD Conference.

[6]  Regis Leveugle,et al.  System-level dependability analysis with RT-level fault injection accuracy , 2004 .

[7]  Y. Savaria,et al.  Software detection mechanisms providing full coverage against single bit-flip faults , 2004, IEEE Transactions on Nuclear Science.

[8]  Johan Karlsson,et al.  Fault injection into VHDL models: the MEFISTO tool , 1994 .

[9]  Pedro J. Gil,et al.  Improvement of fault injection techniques based on VHDL code modification , 2005, Tenth IEEE International High-Level Design Validation and Test Workshop, 2005..

[10]  Johan Karlsson,et al.  Comparison of Physical and Software-Implemented Fault Injection Techniques , 2003, IEEE Trans. Computers.