Design for testability using behavioral models

The authors present a systematic approach to analog design-for-testability which uses behavioral models for fault simulation so that objective comparisons can be made between alternative test configurations. This technique of design-for-testability is shown to be especially well suited to an ASIC's (application-specific integrated circuits') environment because the models can be reused and combined to form a library. The fault models should improve with time as more data are collected for a given block. For this reason, a design/experimentation environment has been developed to provide feedback to the system designers. The normal models can also be used to decide what specifications a block will need to function properly in a given system. This is very useful in the design phase for determining how well blocks will fit together, or how much linearity or signal swing a given block will need to achieve a certain high-level system specification.<<ETX>>

[1]  E.E. Murphy Applications '90: design tools , 1990, IEEE Spectrum.

[2]  H.-C. Liu,et al.  A framework for design and testing of analog integrated circuits , 1990 .

[3]  R. Prilik,et al.  The loophole in logic test: mixed signal ASIC , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[4]  P. P. Fasang,et al.  Design for testability for mixed analog/digital ASICs , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[5]  D. J. Giannopoulos,et al.  Circuit Simulation Of Power Ics , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[6]  P. P. Fasang Boundary scan and its application to analog-digital ASIC testing in a board/system environment , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[7]  Gerard N. Stenbakken,et al.  Test-point selection and testability measures via QR factorization of linear models , 1987, IEEE Transactions on Instrumentation and Measurement.

[8]  H. Liu,et al.  Bridging the gap between design and testing of analog integrated circuits , 1990, IEEE International Symposium on Circuits and Systems.

[9]  Hans G. Kerkhoff,et al.  TASTE: a tool for analog system testability evaluation , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[10]  Thomas W. Williams,et al.  Design for testability of mixed signal integrated circuits , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.