Hot carrier degradation and ESD in submicrometer CMOS technologies: how do they interact?

In this paper, the phenomenon of channel hot carrier (CHC) induced degradation in transistors and its relation to ESD reliability is reviewed. The principles of CHC and the tradeoff with ESD during technology development from channel/drain engineering, including consideration for mixed voltage designs, are discussed. Also, latent damage due to ESD-induced effects on CHC is considered. Finally, it is shown how the generation of hot carriers can help in the optimization of the performance of advanced ESD protection concepts.

[1]  A. Ditali,et al.  Hot-carrier-induced degradation of gate dielectrics grown in nitrous oxide under accelerated aging , 1992, IEEE Electron Device Letters.

[2]  G. Groeseneken,et al.  Analysis of the charge pumping technique and its application for the evaluation of MOSFET degradation , 1989 .

[3]  W. Weber,et al.  The Mechanisms of Hot-Carrier Degradation , 1992 .

[4]  E. Takeda,et al.  An empirical model for device degradation due to hot-carrier injection , 1983, IEEE Electron Device Letters.

[5]  D. Blachier,et al.  Building in reliability with latch-up, ESD and hot carrier effects on 0.25 μm CMOS technology , 1998 .

[6]  E. Rosenbaum,et al.  On the mechanism for interface trap generation in MOS transistors due to channel hot carrier stressing , 2000, IEEE Electron Device Letters.

[7]  C. Duvvury,et al.  Dynamic gate coupling of NMOS for efficient output ESD protection , 1992, 30th Annual Proceedings Reliability Physics 1992.

[8]  G. Groeseneken,et al.  Hot-carrier degradation in submicrometre MOSFETs: from uniform injection towards the real operating conditions , 1995 .

[9]  C. Duvvury,et al.  ESD phenomena in graded junction devices , 1989 .

[10]  Guido Groeseneken,et al.  Temperature dependence of the channel hot-carrier degradation of n-channel MOSFET's , 1990 .

[11]  B. Doyle,et al.  Impact of snapback-induced hole injection on gate oxide reliability of N-MOSFETs , 1990, IEEE Electron Device Letters.

[12]  D. B. Krakauer,et al.  ESD protection for mixed-voltage I/O using NMOS transistors stacked in a cascode configuration , 1998 .

[13]  P. Habas,et al.  Performance and reliability aspects of FOND: a new deep submicron CMOS device concept , 1996 .

[14]  Takashi Hori.  Nitrided gate-oxide CMOS technology for improved hot-carrier reliability , 1993 .

[15]  G. Reimbold,et al.  Building in reliability with latch-up, ESD and hot carrier effects on a 0.25 um CMOS technology , 1997, 27th European Solid-State Device Research Conference.

[16]  Amitava Chatterjee,et al.  Hot electron reliability and ESD latent damage , 1988 .

[17]  A. Hamada,et al.  Time dependence of p-MOSFET hot-carrier degradation measured and interpreted consistently over ten orders of magnitude , 1993 .

[18]  C. Duvvury,et al.  Achieving uniform nMOS device power distribution for sub-micron ESD reliability , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[19]  K. Hess,et al.  Reduction of hot electron degradation in metal oxide semiconductor transistors by deuterium processing , 1996 .

[20]  A. Amerasekera,et al.  ESD-related process effects in mixed-voltage sub-0.5 /spl mu/m technologies , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[21]  G. Groeseneken,et al.  A reliable approach to charge-pumping measurements in MOS transistors , 1984, IEEE Transactions on Electron Devices.

[22]  C. Duvvury,et al.  ESD Protection Reliability in 1μM CMOS Technologies , 1986, 24th International Reliability Physics Symposium.

[23]  Kueing-Long Chen.  The effects of interconnect process and snapback voltage on the ESD failure threshold of NMOS transistors , 1988 .

[24]  C. G. Sodini,et al.  Silicon oxynitride gate dielectrics for scaled CMOS , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[25]  G. Groeseneken,et al.  Consistent model for the hot-carrier degradation in n-channel and p-channel MOSFETs , 1988 .

[26]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[27]  M. Koyanagi,et al.  A novel submicron LDD transistor with inverse-T gate structure , 1986, International Electron Devices Meeting.

[28]  Hiroshi Iwai,et al.  Electrical characteristics of rapid thermal nitrided-oxide gate n- and p-MOSFET's with less than 1 atom% nitrogen concentration , 1994 .

[29]  B.S. Doyle,et al.  Reoxidized nitrided oxides (RNO) for latent ESD-resistant MOSFET dielectrics , 1991, IEEE Electron Device Letters.

[30]  T. Hori,et al.  Deep-submicrometer large-angle-tilt implanted drain (LATID) technology , 1992 .

[31]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[32]  G. Simmons,et al.  Snapback Induced Gate Dielectric Breakdown in Graded Junction MOS Structures , 1984, 22nd International Reliability Physics Symposium.

[33]  Amitava Chatterjee,et al.  Improving the ESD failure threshold of silicided n-MOS output transistors by ensuring uniform current flow , 1992 .

[34]  Charvaka Duvvury,et al.  Reliability design of p/sup +/-pocket implant LDD transistors , 1990, International Technical Digest on Electron Devices.

[35]  Sung-Mo Kang,et al.  A study of ESD-induced latent damage in CMOS integrated circuits , 1998, 1998 IEEE International Reliability Physics Symposium Proceedings. 36th Annual (Cat. No.98CH36173).

[36]  A. J. Walker,et al.  A hot-carrier triggered SCR for smart power bus ESD protection , 1995, Proceedings of International Electron Devices Meeting.

[37]  C. R. Crowell,et al.  Temperature dependence of avalanche multiplication in semiconductors , 1966 .

[38]  Carlos H. Díaz,et al.  Building-in ESD/EOS reliability for sub-halfmicron CMOS processes , 1996 .

[39]  R. A. Logan,et al.  Ionization Rates of Holes and Electrons in Silicon , 1964 .

[40]  Chen Ih-Chin,et al.  The effect of channel hot-carrier stressing on gate-oxide integrity in MOSFETs , 1988 .

[41]  Eiji Takeda,et al.  Impact of the gate-drain overlapped device (GOLD) for deep submicrometer VLSI , 1988 .