A 6T-4C shadow memory using plate line and word line boosting

This report describes a high speed 6T-4C shadow memory design using a word line boosting and a plate line driver boosting. The proposed methods utilize a characteristic of ferroelectric capacitor. The word line and the plate line boosting method respectively reduce 21% write time and 33% plate line charging time.

[1]  Anantha Chandrakasan,et al.  A low-voltage 1Mb FeRAM in 0.13μm CMOS featuring time-to-digital sensing for expanded operating margin in scaled CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.

[2]  Hiroki Koike,et al.  NV-SRAM: a nonvolatile SRAM with backup ferroelectric capacitors , 2001 .

[3]  S. Iwanari,et al.  High density and low power nonvolatile FeRAM with non-driven plate and selected driven bit-line scheme , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[4]  L.D. McMillan,et al.  Ferroelectric memory applications , 1989, Proceedings., IEEE Ultrasonics Symposium,.

[5]  M. Nomura,et al.  Multi-step word-line control technology in hierarchical cell architecture for scaled-down high-density SRAMs , 2010, 2010 Symposium on VLSI Circuits.

[6]  Zhi Ye,et al.  A novel design of 0.25μm2.5 V 2T-2C sensing scheme for FeRAM , 2006 .

[7]  Tohru Ozaki,et al.  A Scalable Shield-Bitline-Overdrive Technique for Sub-1.5 V Chain FeRAMs , 2011, IEEE Journal of Solid-State Circuits.

[8]  Tohru Ozaki,et al.  A scalable shield-bitline-overdrive technique for 1.3V Chain FeRAM , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[9]  Naveen Verma,et al.  A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[10]  Y. Kato,et al.  0.18-/spl mu/m nondestructive readout FeRAM using charge compensation technique , 2005, IEEE Transactions on Electron Devices.

[11]  Shoichi Masui,et al.  Design and applications of ferroelectric nonvolatile SRAM and flip-flop with unlimited read/program cycles and stable recall , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..