RTL test pattern generation for high quality loosely deterministic BIST

High quality Built-In Self Test (BIST) needs to efficiently tackle the coverage of random-pattern-resistant (r.p.r) defects. Several techniques have been proposed to cover r.p.r faults at logic level, namely, weighted pseudo-random and mixed-mode. In mixed-mode test pattern generation (TPG) techniques, deterministic tests are added to pseudorandom vectors to detect r.p.r. faults. Recently, a RTL mixed-mode TPG technique has been proposed to cover r.p.r defects, the mask-based BIST technique. The purpose of this paper is to present mask-based BIST TPG improvements, namely in two areas: RTL estimation of the test length to be used for each mask in order to reach high Defects Coverage (DC), and the identification of an optimum mask for each set of nested RTL conditions. Results are used to predict the number of customized vectors for each mask of one ITC'99 benchmark module.

[1]  João Paulo Teixeira,et al.  Defect level evaluation in an IC design environment , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[3]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[4]  René David.  Random Testing of Digital Circuits: Theory and Applications , 1998 .

[5]  João Paulo Teixeira,et al.  Defect-oriented Verilog fault simulation of SoC macros using a stratified fault sampling technique , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[6]  João Paulo Teixeira,et al.  Implicit functionality and multiple branch coverage (IFMB): a testability metric for RT-level , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[7]  Mahesh A. Iyer.  High Time For High Level ATPG , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[8]  Janusz Rajski,et al.  Test Data Decompression for Multiple Scan Designs with Boundary Scan , 1998, IEEE Trans. Computers.

[9]  Nur A. Touba,et al.  Altering a pseudo-random bit sequence for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[10]  João Paulo Teixeira,et al.  RTL level preparation of high-quality/low-energy/low-power BIST , 2002, Proceedings. International Test Conference.

[11]  David G. Chinnery,et al.  A functional validation technique: biased-random simulation guided by observability-based coverage , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[12]  João Paulo Teixeira,et al.  RTL-Based Functional Test Generation for High Defects Coverage in Digital Systems , 2001, J. Electron. Test..

[13]  Yervant Zorian,et al.  Testing Embedded-Core-Based System Chips , 1999, Computer.

[14]  Szu-Tsung Cheng,et al.  Compiling Verilog into Automata , 1994 .