A high-speed parallel pipelined ADC technique in CMOS

A new architecture consisting of a time-interleaved array of pipelined A/D converters (ADCs) is presented. A prototype has been designed consisting of four switched-capacitor (S/C) multistage pipelined ADCs in parallel. Digital error correction is employed to ease comparator accuracy requirements. A key circuit issue is the design of a high-speed sample-and-hold (S/H) amplifier. A fully differential, mostly NMOS, unfolded cascode operational amplifier topology is used. Results from an experimental chip implemented in 1 mu m CMOS are presented.<<ETX>>

[1]  Stephen H. Lewis,et al.  A pipelined 5MHz 9b ADC , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  K. Rush,et al.  A 4GHz 8b Data Acquisition System , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Tsuneo Tsukahara,et al.  An 8-bit 50-MHz CMOS subranging A/D converter with pipelined wide-band S/H , 1989 .

[4]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  P. Gray,et al.  Design considerations for a high-performance 3-/spl mu/m CMOS analog standard-cell library , 1987 .

[6]  Kunihiko Usui,et al.  An 8-b 50-MHz 225-mW submicron CMOS ADC using saturation eliminated comparators , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.