Enhanced Reduced Pin-Count Test for Full-Scan Design

This paper presents enhanced reduced pin-count test (E-RPCT) for low-cost test. E-RPCT is an extension of traditional RPCT for circuits in which a large number of digital IC pins is multiplexed for scan. The basic concept of E-RPCT is to provide access to the internal scan chains via an IEEE 1149.1 compatible boundary-scan architecture, instead of direct access via the IC pins. The boundary-scan chain performs serial/parallel conversion of test data. E-RPCT also provides I/O wrap to test non-contacted pins. The paper presents E-PPCT for full-scan design, as well as for full-scan core-based design.

[1]  Yervant Zorian,et al.  On using IEEE P1500 SECT for test plug-n-play , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[2]  Gordon D. Robinson.  DFT-Focused Chip Testers: What Can They Really Do? , 2000 .

[3]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[4]  Douglas W. Stout,et al.  Boundary-scan design principles for efficient LSSD ASIC testing , 1990 .

[5]  Janusz Rajski,et al.  Decompression of test data using variable-length seed LFSRs , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[6]  David F. Heidel,et al.  High speed serializing/de-serializing design-for-test method for evaluating a 1 GHz microprocessor , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[7]  Yervant Zorian,et al.  Testing embedded-core based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[8]  Brion L. Keller,et al.  Test methodologies and design automation for IBM ASICs , 1996, IBM J. Res. Dev..

[9]  Thomas J. Snethen,et al.  Advanced microprocessor test strategy and methodology , 1997, IBM J. Res. Dev..

[10]  Ulrich Baur,et al.  Delay test of chip I/Os using LSSD boundary scan , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  William V. Huott,et al.  Testing the 500-MHz IBM S/390 Microprocessor , 1998, IEEE Des. Test Comput..

[12]  Nandu Tendolkar,et al.  At-speed testing of delay faults for Motorola's MPC7400, a PowerPC/sup TM/ microprocessor , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[13]  Nur A. Touba,et al.  Scan vector compression/decompression using statistical coding , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[14]  John G. Petrovick,et al.  Low-cost testing of high-density logic components , 1989, IEEE Design & Test of Computers.

[15]  Krishnendu Chakrabarty,et al.  Test data compression for system-on-a-chip using Golomb codes , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[16]  Nur A. Touba,et al.  Test vector decompression via cyclical scan chains and its application to testing core-based designs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[17]  Yervant Zorian.  Testing the monster chip , 1999 .