An On-Chip Static and Dynamic DAC Error Correction Technique for High Speed Multibit Delta-Sigma Modulators

This paper presents an on-chip technique for calibrating static and dynamic DAC errors in a multibit continuous-time (CT) Delta-Sigma (Δ∑) modulator. Dynamic errors such as inter-symbol-interference (ISI) affect the DAC output at every data transition and significantly deteriorate the in-band noise floor in high-speed applications. In the proposed technique, a compensation current is injected in the loop at every up-transition of input data to cancel the ISI error of each unit cell, thus improving its dynamic linearity. High linearity merged-input-feedback Gm-C integrators have been shown to enhance the converter's linearity and reduce power but require that the feedback DAC common mode matches the input-signal common mode. A biasing circuit for the current-steering feedback DAC is proposed to match its output common mode to the input signal common mode across PVT. Simulation results for a 70 MHz bandwidth, 3rd order modulator, operating at a 2.8 GHz sampling rate, show a 2.8dB improvement in the in-band noise with the proposed dynamic calibration technique as well as maintaining the common-mode matching requirements across PVT.

[1]  Kong-Pang Pun,et al.  A Gm-C Delta-Sigma Modulator With a Merged Input-Feedback Gm Circuit for Nonlinearity Cancellation and Power Efficiency Enhancement , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  John G. Kauffman,et al.  A 72 dB DR, CT ΔΣ Modulator Using Digitally Estimated, Auxiliary DAC Linearization Achieving 88 fJ/conv-step in a 25 MHz BW , 2014, IEEE Journal of Solid-State Circuits.

[3]  Hajime Shibata,et al.  A −89-dBc IMD3 DAC Sub-System in a 465-MHz BW CT Delta-Sigma ADC Using a Power and Area Efficient Calibration Technique , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Rudolf Ritter,et al.  A DAC cell with improved ISI and noise performance using native switching for multi-bit CT Delta Sigma modulators , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[5]  Shanthi Pavan,et al.  Design Techniques for Wideband Single-Bit Continuous-Time $\Delta\Sigma$ Modulators With FIR Feedback DACs , 2012, IEEE Journal of Solid-State Circuits.

[6]  Kofi A. A. Makinwa,et al.  A continuous-time ΣΔ modulator with a Gm-C input stage, 120-dB CMRR and −87 dB THD , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[7]  Mounir Fares,et al.  Digital Approaches to ISI-Mitigation in High-Resolution Oversampled Multi-Level D/A Converters , 2011, IEEE Journal of Solid-State Circuits.

[8]  Ping Chen,et al.  A 160MHz-BW 72dB-DR 40mW continuous-time ΔΣ modulator in 16nm CMOS with analog ISI-reduction technique , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).