Design and Analysis of Cache Coherent Multistage Interconnection Networks

A directory of state information is introduced into a multistage interconnection network (MIN) switch, and a multiple copy cache coherence protocol is developed. It is shown that the protocol is better than a single copy protocol on this MIN with directories (MIND) scheme. A network called the multistage bus network (MBN), which introduces a bus and multiple snoopers into the switches of a MIN, is presented. The snooping buses form multiple trees with the memories at the roots and the processors at the leaves. Each switch contains directories to hold state information on the shared blocks that is used to filter the coherence traffic from one level to another. The shared requests pass through the directories, whereas the private requests pass directly from the bus in one level to the bus in the next level. Analytical and simulation models for these multistage cache coherent architectures are developed. Both the MIND and the MBN schemes are studied with a simple multiple copy protocol. The results show that the MBN scheme performs better than the MIND or conventional scheme. >

[1]  King-Sun Fu,et al.  Data Coherence Problem in a Multicache System , 1985, IEEE Transactions on Computers.

[2]  James Archibald,et al.  An economical solution to the cache coherence problem , 1984, ISCA 1984.

[3]  Andrew W. Wilson,et al.  Hierarchical cache/bus architecture for shared memory multiprocessors , 1987, ISCA '87.

[4]  James K. Archibald,et al.  Cache coherence protocols: evaluation using a multiprocessor simulation model , 1986, TOCS.

[5]  Laxmi N. Bhuyan,et al.  Multistage bus network (MBN): an interconnection network for cache coherent multiprocessors , 1991, Proceedings of the Third IEEE Symposium on Parallel and Distributed Processing.

[6]  Calvin K. Tang.  Cache system design in the tightly coupled multiprocessor system , 1976, AFIPS '76.

[7]  Ralph Grishman,et al.  The NYU Ultracomputer—Designing an MIMD Shared Memory Parallel Computer , 1983, IEEE Transactions on Computers.

[8]  Randy H. Katz,et al.  Implementing a cache consistency protocol , 1985, ISCA 1985.

[9]  Kai Hwang,et al.  Computer architecture and parallel processing , 1984, McGraw-Hill Series in computer organization and architecture.

[10]  Sandra Johnson Baylor,et al.  A Study of the Memory Reference Behavior of Engineering/Scientific Applications in Parallel Processors , 1989, ICPP.

[11]  J. Zahorjan,et al.  Introducing memory into the switch elements of multiprocessor interconnection networks , 1989, ISCA '89.

[12]  Dharma P. Agrawal,et al.  Performance of multiprocessor interconnection networks , 1989, Computer.

[13]  Laxmi N. Bhuyan,et al.  Analysis and Comparison of Cache Coherence Protocols for a Packet-Switched Multiprocessor , 1989, IEEE Trans. Computers.

[14]  Paul Feautrier,et al.  A New Solution to Coherence Problems in Multicache Systems , 1978, IEEE Transactions on Computers.

[15]  Kevin P. McAuliffe,et al.  The IBM Research Parallel Processor Prototype (RP3): Introduction and Architecture , 1985, ICPP.

[16]  Leonard Kleinrock,et al.  Queueing Systems - Vol. 1: Theory , 1975 .

[17]  Anoop Gupta,et al.  Memory-reference characteristics of multiprocessor applications under MACH , 1988, SIGMETRICS 1988.

[18]  Kanad Ghose,et al.  A Cache Coherency Mechanism with Limited Combining Capabilities for MIN-Based Multiprocessors , 1991, ICPP.

[19]  Michel Dubois,et al.  Effects of Cache Coherency in Multiprocessors , 1982, IEEE Trans. Computers.

[20]  Ashwini Kumar Nanda.  Design and application of cache coherent multiprocessors , 1993 .

[21]  Laxmi N. Bhuyan,et al.  MVAMIN: Mean Value Analysis Algorithms for Multistage Interconnection Networks , 1991, J. Parallel Distributed Comput..

[22]  Hong Jiang,et al.  Analysis of directory based cache coherence schemes with multistage networks , 1992, CSC '92.

[23]  Leonard Kleinrock,et al.  Theory, Volume 1, Queueing Systems , 1975 .

[24]  Daniel Gajski,et al.  CEDAR: a large scale multiprocessor , 1983, CARN.