Abstract : This project investigated a number of problems that arise in compiling application code for embedded systems. These systems present the compiler with a number of challenges that arise from economic constraints, physical constraints, and idiosyncratic requirements of the application and processors. The project developed new techniques in optimization and code generation that addressed problems including code size reduction, instruction scheduling, data placement (on partitioned register set machines), spill code reduction, and operator strength reduction. It also produced fundamental work on transformation ordering.
[1]
Keith D. Cooper,et al.
Non-local Instruction Scheduling with Limited Code Growth
,
1998,
LCTES.
[2]
Keith D. Cooper,et al.
An Experimental Evaluation of List Scheduling
,
1998
.
[3]
Keith D. Cooper,et al.
Enhanced code compression for embedded RISC processors
,
1999,
PLDI '99.
[4]
Keith D. Cooper,et al.
Operator strength reduction
,
2001,
TOPL.
[5]
Timothy J. Harvey,et al.
Reducing the Impact of Spill Code
,
1998
.
[6]
Keith D. Cooper,et al.
Optimizing for reduced code space using genetic algorithms
,
1999,
LCTES '99.