论文信息 - Process and device performance of a high-speed double poly-Si bipolar technology using borosenic-poly process with coupling-base implant

Process and device performance of a high-speed double poly-Si bipolar technology using borosenic-poly process with coupling-base implant

Use of boron and arsenic diffusions through an emitter polysilicon film (borosenic-poly emitter-base process) produces a transistor base width of less than 100nm with an emitter junction depth of 50 nm and an emitter-to-base reverse leakage current of approximately 70 pA. The borosenic-poly process resolves both the channeling and shadowing effects of a sidewall-oxided spacer during the base boron implantation. The process also minimizes crystal defects generated during the emitter and base implantations. The coupling-base boron implant significantly improves a wide variation in the emitter-to-collector periphery punchthrough voltage without degrading the emitter-to-base breakdown voltage current gain, cutoff frequency, or ECL gate delay time. A deep trench isolation with 4- mu m depth and 1.2- mu m width reduces the collector-to-substrate capacitance to 9 fF, while maintaining a transistor-to-transistor isolation voltage of greater than 25 V. The application of self-aligned titanium silicide technology to form polysilicon resistors without holes and to reduce the sheet resistance of the emitter and collector polysilicon electrodes to 1 Omega /square is discussed. >

[1] Ching-Te Chuang,et al. An advanced bipolar transistor with self-aligned ion-planted base and W/poly emitter , 1988 .

[2] E. Hackbarth,et al. On the punchthrough characteristics of advanced self-aligned bipolar transistors , 1987, IEEE Transactions on Electron Devices.

[3] J.M.C. Stork,et al. Design considerations of high-performance narrow-emitter bipolar transistors , 1987, IEEE Electron Device Letters.

[4] K. Nakazato,et al. A 48ps ECL in a self-aligned bipolar technology , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5] G. Eiden,et al. High-speed polysilicon emitter—base bipolar transistor , 1986, IEEE Electron Device Letters.

[6] G. P. Li,et al. A 1.0-ns 5-kbit ECL RAM , 1986 .

[7] S. Konaka,et al. A 30-ps Si bipolar IC using super self-aligned process technology , 1986, IEEE Transactions on Electron Devices.

[8] Hee K. Park,et al. High-Speed Self-Aligned Polysilicon Emitter/Base Bipolar Devices Using Boron and Arsenic Diffusion Through Polysilicon , 1986 .

[9] S. Kameyama,et al. A high-speed bipolar LSI process using self-aligned double diffusion polysilicon technology , 1986, 1986 International Electron Devices Meeting.