Reconfigurable systems have benefited from the novel partial dynamic reconfiguration features of recent FPGA devices. Enabling the concurrent reconfiguration without disturbing system operation, this technology has raised a new test challenge: to assure a continuously fault free operation, independently of the circuit present after many reconfiguration processes, testing the FPGA without disturbing the whole system operation. Re-using the IEEE 1149.1 infrastructure, already widely used for In-System Programming, and exploiting the same dynamic and partially reconfigurable features underlying this test challenge, this paper develops a new structural concurrent test approach able to detect faults and introduce fault tolerance features, without disturbing system operation, in the field and throughout its lifetime.
[1]
Rodham E. Tulloss,et al.
The Test Access Port and Boundary Scan Architecture
,
1990
.
[2]
Fabrizio Lombardi,et al.
Testing configurable LUT-based FPGA's
,
1998,
IEEE Trans. Very Large Scale Integr. Syst..
[3]
Miodrag Potkonjak,et al.
On-line fault detection for bus-based field programmable gate arrays
,
1998,
IEEE Trans. Very Large Scale Integr. Syst..
[4]
José M.F. Ferreira,et al.
Dynamically Rotate And Free for Test: The Path for FPGA Concurrent Test
,
2001
.
[5]
Miodrag Potkonjak,et al.
Low overhead fault-tolerant FPGA systems
,
1998,
IEEE Trans. Very Large Scale Integr. Syst..