Diagnosis of parametric path delay faults

Published research on delay fault testing has largely focused on generating test vector pairs (called delay fault tests) to detect delay faults in a circuit. Little attention has been paid to the diagnosability of delay faults-in the quest for generating tests which can simultaneously detect a delay fault on many paths, one loses the ability to determine which paths caused a chip failure. Since fabrication process perturbations contribute to the occurrence of delay faults, one would also like to determine the likely fabrication process parameter values given that a chip has failed for a set of delay fault tests. We present a framework to detect which parts of the circuit are likely to have caused a chip failure for a set of delay fault tests, and to find the associated fabrication process parameter deviations from their nominal values. This diagnosis is done by using a path sensitization mechanism to find the path delay conditions for which the chip exhibits a delay fault for a subset of the applied tests, followed by a statistical analysis to locate the likely fabrication process parameter value combinations and the parts of the circuit which are likely to have caused the failure. We present results of experiments performed an some ISCAS'89 benchmark circuits, and also relate the slack of a path segment to its probability of contributing to the circuit failure.

[1]  Soumitra Bose,et al.  Generation of compact delay tests by multiple path activation , 1993, Proceedings of IEEE International Test Conference - (ITC).

[2]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[3]  Andrzej J. Strojwas,et al.  Towards incorporating device parameter variations in timing analysis , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[4]  Jacob Savir,et al.  Random Pattern Testability of Delay Faults , 1988, IEEE Trans. Computers.

[5]  A. J. Strojwas,et al.  Diagnosis of path delay faults , 1995, 38th Midwest Symposium on Circuits and Systems. Proceedings.

[6]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Kwang-Ting Cheng,et al.  Delay testing for non-robust untestable circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[8]  T. I. Kirkpatrick,et al.  PERT as an aid to logic design , 1966 .

[9]  Randal E. Bryant,et al.  Efficient implementation of a BDD package , 1991, DAC '90.

[10]  S. M. Reddy,et al.  On the design of path delay fault testable combinational circuits , 1990, [1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium.

[11]  Sharad Malik,et al.  Statistical timing analysis of combinational logic circuits , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Sharad Malik,et al.  Certified timing verification and the transition delay of a logic circuit , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.