An exact algorithm for wirelength optimal placements in VLSI design
暂无分享,去创建一个
[1] Rina Dechter,et al. Temporal Constraint Networks , 1989, Artif. Intell..
[2] Xi Chen,et al. Regularity-constrained floorplanning for multi-core processors , 2011, ISPD '11.
[3] Andrew Kusiak,et al. The facility layout problem , 1987 .
[4] Yoji Kajitani,et al. Module placement on BSG-structure and IC layout applications , 1996, ICCAD 1996.
[5] Charles E. Leiserson,et al. A Mixed-Integer Linear Programming Problem which is Efficiently Solvable , 1988, J. Algorithms.
[6] Martha E. Pollack,et al. Optimal Rectangle Packing: A Meta-CSP Approach , 2006, ICAPS.
[7] Andreas Bortfeldt,et al. A reduction approach for solving the rectangle packing area minimization problem , 2013, Eur. J. Oper. Res..
[8] Krzysztof Koimihki. Benchmarks for Layout Synthesis - Evolution and Current Status , 1991 .
[9] Tsung-Ying Sun,et al. Floorplanning based on particle swarm optimization , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).
[10] Kenichi Ida,et al. Improved genetic algorithm for VLSI floorplan design with non-slicing structure , 2006, Comput. Ind. Eng..
[11] Yao-Wen Chang,et al. TCG: A transitive closure graph-based representation for general floorplans , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[12] J. Ben Rosen,et al. An analytical approach to floorplan design and optimization , 1990, 27th ACM/IEEE Design Automation Conference.
[13] Chris C. N. Chu,et al. DeFer: Deferred Decision Making Enabled Fixed-Outline Floorplanning Algorithm , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[14] Jens Vygen. Plazierung im VLSI-Design und ein zweidimensionales Zerlegungsproblem , 1996 .
[15] Anthony Vannelli,et al. An Attractor-Repeller approach to floorplanning , 2002, Math. Methods Oper. Res..
[16] Chak-Kuen Wong,et al. An Algorithm to Compact a VLSI Symbolic Layout with Mixed Constraints , 1983, 20th Design Automation Conference Proceedings.
[17] Meththa Samaranayake,et al. Development of a force directed module placement tool , 2009, 2009 Ph.D. Research in Microelectronics and Electronics.
[18] Maolin Tang,et al. A Genetic Algorithm for VLSI Floorplanning Using O-Tree Representation , 2005, EvoWorkshops.
[19] Yao-Wen Chang,et al. Analog Placement Based on Symmetry-Island Formulation , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[20] J. Moon,et al. Some packing and covering theorems , 1967 .
[21] Richard E. Korf,et al. Optimal Rectangle Packing: An Absolute Placement Approach , 2014, J. Artif. Intell. Res..
[22] D. R. Fulkerson,et al. On the Max Flow Min Cut Theorem of Networks. , 1955 .
[23] James B. Orlin. A Faster Strongly Polynomial Minimum Cost Flow Algorithm , 1993, Oper. Res..
[24] William H. Cunningham,et al. A network simplex method , 1976, Math. Program..
[25] Jens Maßberg,et al. Rectangle packing with additional restrictions , 2011, Theor. Comput. Sci..
[26] Guolong Chen,et al. A PSO-based intelligent decision algorithm for VLSI floorplanning , 2010, Soft Comput..
[27] Stefan Hougardy,et al. Wirelength Optimal Rectangle Packings , 2012 .
[28] Russell D. Meller,et al. The facility layout problem: Recent and emerging trends and perspectives , 1996 .
[29] Hidetoshi Onodera,et al. Branch-and-bound placement for building block layout , 1991, 28th ACM/IEEE Design Automation Conference.
[30] Jun Gu,et al. ECBL: an extended corner block list with solution space including optimum placement , 2001, ISPD '01.
[31] Yoji Kajitani,et al. An enhanced Q-sequence augmented with empty-room-insertion and parenthesis trees , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[32] Robert E. Shostak,et al. Deciding Linear Inequalities by Computing Loop Residues , 1981, JACM.
[33] Stephen Warshall,et al. A Theorem on Boolean Matrices , 1962, JACM.
[34] Wei Liu,et al. Net Balanced Floorplanning Based on Elastic Energy Model , 2008, 2008 NORCHIP.
[35] Stefan Hougardy,et al. The Floyd-Warshall algorithm on graphs with negative cycles , 2010, Inf. Process. Lett..
[36] Evangeline F. Y. Young. Floorplan Representations , 2008, Handbook of Algorithms for Physical Design Automation.
[37] H. Murata,et al. Rectangle-packing-based module placement , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[38] Richard E. Korf,et al. Optimal rectangle packing , 2010, Ann. Oper. Res..
[39] Richard E. Korf,et al. Optimal Rectangle Packing: Initial Results , 2003, ICAPS.
[40] Sachin S. Sapatnekar,et al. Handbook of Algorithms for Physical Design Automation , 2008 .
[41] Igor L. Markov,et al. Practical slicing and non-slicing block-packing without simulated annealing , 2004, GLSVLSI '04.
[42] Srinivas Katkoori,et al. An Elitist Non-Dominated Sorting Based Genetic Algorithm for Simultaneous Area and Wirelength Minimization in VLSI Floorplanning , 2008, 21st International Conference on VLSI Design (VLSID 2008).
[43] Jens Vygen,et al. The Book Review Column1 , 2020, SIGACT News.
[44] P. K. Gupta,et al. Linear programming and theory of games , 1979 .