Die-package stress interaction impact on transistor performance

Shifts in transistor performance due to mechanical stress resulting from interaction of die, packaging, test socketing, and board mount are discussed. Mechanical stress induced transistor drive current shifts are measured indirectly using ring oscillator frequencies. P and N effects are extracted independently using appropriately weighted oscillators, and P/N shifts in opposite directions agree with numerical models, which also predict significant differences between stress states associated with packaged-die test and the final usage configuration. The shifts show systematic variation across the die, raising concerns for predictable circuit performance. An example is SRAM caches, where die-package interactions may degrade VCCmin. The results highlight the need to fully characterize these stress effects in both the test and final usage configurations. These shifts, while significant, can be managed through a combination of package technology, circuit techniques, process optimization, and strategic product floor planning.

[1]  C. Auth,et al.  45nm High-k + metal gate strain-enhanced transistors , 2008, 2008 Symposium on VLSI Technology.

[2]  Ephraim Suhir,et al.  Stresses in Bi-Metal Thermostats , 1986 .

[3]  K. Rim,et al.  Transconductance enhancement in deep submicron strained Si n-MOSFETs , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[4]  P. Bai,et al.  An advanced low power, high performance, strained channel 65nm technology , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[5]  Kevin Zhang,et al.  A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry , 2012, 2012 IEEE International Solid-State Circuits Conference.

[6]  P. Bai,et al.  A 90 nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of Cu interconnects, low k ILD, and 1 /spl mu/m/sup 2/ SRAM cell , 2002, Digest. International Electron Devices Meeting,.