Analysis of Prioritized Crossbar Multiprocessor Systems

Abstract This paper analyzes the performance of crossbar multiprocessor systems under the assumption that processors are organized in a priority hierarchy. A basic model is derived for estimating the probability of acceptance of a memory request for each individual processor with a different priority. Improvements are made by using an adjusted memory request rate. Analytical results are validated by comparison with simulation data for configurations up to 64 X 64 with request rate ⩽ 1. Finally, it is shown that the effective memory bandwidth can be calculated accurately from acceptance probabilities of individual processors.

[1]  Alan Jay Smith,et al.  Interference in multiprocessor computer systems with interleaved memory , 1976, CACM.

[2]  Mary K. Vernon,et al.  Exact Performance Estimates for Multiprocessor Memory and Bus Interference , 1987, IEEE Transactions on Computers.

[3]  Janak H. Patel,et al.  Memory Interference in Synchronous Multiprocessor Systems , 1982, IEEE Transactions on Computers.

[4]  B. A. Makrucki,et al.  Probabilistic analysis of a crossbar switch , 1982, ISCA '82.

[5]  Kai Hwang,et al.  Computer architecture and parallel processing , 1984, McGraw-Hill Series in computer organization and architecture.

[6]  CORNELIS H. HOOGENDOORN.  A General Model for Memory Interference in Multiprocessors , 1977, IEEE Transactions on Computers.

[7]  Adarshpal S. Sethi,et al.  Interference in Multiprocessor Systems with Localized Memory Access Probabilities , 1979, IEEE Transactions on Computers.

[8]  Dileep Bhandarkar,et al.  Analysis of Memory Interference in Multiprocessors , 1975, IEEE Transactions on Computers.

[9]  William Daniel Strecker.  An analysis of the instruction execution rate in certain computer structures , 1970 .

[10]  B. A. Bowen,et al.  Performance of Cross-Bar Multiprocessor Systems , 1983, IEEE Transactions on Computers.

[11]  Duncan H. Lawrie,et al.  On the Effective Bandwidth of Parallel Memories , 1977, IEEE Transactions on Computers.

[12]  B. Ramakrishna Rau,et al.  Interleaved Memory Bandwidth in a Model of a Multiprocessor Computer System , 1979, IEEE Transactions on Computers.

[13]  Yu-cheng Liu,et al.  Effective Memory Bandwidth and Processor Blocking Probability in Multiple-Bus Systems , 1987, IEEE Trans. Computers.

[14]  Mateo Valero,et al.  Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors , 1982, IEEE Transactions on Computers.

[15]  Trevor Mudge,et al.  Probabilistic analysis of a crossbar switch , 1982, ISCA 1982.

[16]  Laxmi N. Bhuyan.  An Analysis of Processor-Memory Interconnection Networks , 1985, IEEE Transactions on Computers.