NoC Based Approach to Enhance the Existing Network Architecture

Now a day's performance is really one of the greatest issue. We want to send the packet from source to destination with a highest throughput, even though there is any fault in the intermediate node or router we don't want to compromise with the packet loss as it leads to wastage of bandwidth. In this paper we have tried to improve the architecture of existing system. That yield better performance, in order to improve the performance we have taken the approach of shortest path.

[1]  Alyssa B. Apsel,et al.  On-Chip Optical Technology in Future Bus-Based Multicore Designs , 2007, IEEE Micro.

[2]  Hoi-Jun Yoo,et al.  Packet-switched on-chip interconnection network for system-on-chip applications , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Mike Hibler,et al.  An OS interface for active routers , 2001, IEEE J. Sel. Areas Commun..

[4]  V Sanju,et al.  Design of a generic network on chip frame work for store & forward routing for 2D mesh topology , 2009, 2009 International Conference on Emerging Trends in Electronic and Photonic Devices & Systems.

[5]  Thomas N. Theis,et al.  The future of interconnection technology , 2000, IBM J. Res. Dev..

[6]  Vesa Välimäki,et al.  Reducing the dispersion error in the digital waveguide mesh using interpolation and frequency-warping techniques , 2000, IEEE Trans. Speech Audio Process..

[7]  Keqin Li.  New Divisible Load Distribution Methods using Pipelined Communication Techniques on Tree and Pyramid Networks , 2011, IEEE Transactions on Aerospace and Electronic Systems.

[8]  Russ Miller,et al.  Data Movement Techniques for the Pyramid Computer , 1987, SIAM J. Comput..

[9]  Luca Benini,et al.  Comparative Analysis of NoCs for Two-Dimensional Versus Three-Dimensional SoCs Supporting Multiple Voltage and Frequency Islands , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Yici Cai,et al.  Multilevel Routing With Redundant Via Insertion , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[12]  Marco Conti,et al.  Mesh networks: commodity multihop ad hoc networks , 2005, IEEE Communications Magazine.

[13]  Michael J. Quinn,et al.  Designing Efficient Algorithms for Parallel Computers , 1987 .