Aging-aware dynamic voltage or frequency scaling

The work developed consists in an aging-aware dynamic voltage or frequency scaling methodology, to be used in long-term operation, using global and local performance sensors. Methodology allows circuits to be dynamically optimized, during their life-time, according to one of two possible needs: (1) restrict power consumption, by reducing power-supply voltage to the minimum value that prevents errors from happening; or (2) optimize performance, by increasing operating frequency to the maximum limit that prevents errors' occurrence. The dynamic optimization is achieved by using a cooperative work of global and local sensors. Moreover, a new local sensor is presented, to obtain an enhanced solution with additional tolerance to delay-faults, allowing to achieve higher improvement in power or frequency optimization, or to achieve a higher safety and control margin. Spice simulations in a 65nm CMOS technology demonstrate the results for an example of a dynamic frequency scaling strategy.

[1]  Yu (Kevin) Cao,et al.  What is Predictive Technology Model (PTM)? , 2009, SIGD.

[2]  Ming Zhang,et al.  Circuit Failure Prediction and Its Application to Transistor Aging , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[3]  João Paulo Teixeira,et al.  Predictive error detection by on-line aging monitoring , 2010, 2010 IEEE 16th International On-Line Testing Symposium.

[4]  Pradip Bose,et al.  Stretching the limits of clock-gating efficiency in server-class processors , 2005, 11th International Symposium on High-Performance Computer Architecture.

[5]  David Blaauw,et al.  Razor II: In Situ Error Detection and Correction for PVT and SER Tolerance , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  João Paulo Teixeira,et al.  Signal Integrity Enhancement in Digital Circuits , 2008, IEEE Design & Test of Computers.

[7]  João Paulo Teixeira,et al.  Aging-Aware Power or Frequency Tuning With Predictive Fault Detection , 2012, IEEE Design & Test of Computers.

[8]  João Paulo Teixeira,et al.  Adaptive Error-Prediction Flip-flop for performance failure prediction with aging sensors , 2011, 29th VLSI Test Symposium.

[9]  K. Shi,et al.  Sleep Transistor Design and Implementation - Simple Concepts Yet Challenges To Be Optimum , 2006, 2006 International Symposium on VLSI Design, Automation and Test.

[10]  J. Semião,et al.  Adaptive Error-Prediction Aging Sensor for On-Line Monitoring of Performance Errors , 2011 .

[11]  João Paulo Teixeira,et al.  Time Management for Low-Power Design of Digital Systems , 2008, J. Low Power Electron..

[12]  João Paulo Teixeira,et al.  The influence of clock-gating on NBTI-induced delay degradation , 2012, 2012 IEEE 18th International On-Line Testing Symposium (IOLTS).