Drain Work Function Engineered Doping-Less Charge Plasma TFET for Ambipolar Suppression and RF Performance Improvement: A Proposal, Design, and Investigation

A novel device configuration is presented for doping-less charge plasma tunnel FET (TFET) for suppression of ambipolar nature with improved high-frequency figures of merit. For this, the drain electrode, which is used to induce n+ drain region, is separated into two sections of high and low work functions. The work function of the drain electrode section near to channel is considered relatively higher than other part for restricting the tunneling of holes at drain/channel interface for negative gate bias. This concept creates asymmetrical charge carrier concentration in the drain region, which increases the tunneling width at the drain/channel interface. Therefore, the proposed device offers better performance in terms of ambipolar current, parasitic capacitance, and RF parameters. In this regard, a comparative study of the proposed device is performed with conventional and dual-metal gate doping-less TFETs. Furthermore, the optimization of the length and higher work function of the drain electrode near to channel is discussed in detail for the proposed device. Apart from above-mentioned advantages, the doping-less nature of the proposed device provides fabrication simplicity and immunity against random dopant fluctuations in comparison with the physically doped TFET.

[1]  B. Ghosh,et al.  Junctionless Tunnel Field Effect Transistor , 2013, IEEE Electron Device Letters.

[2]  M. Jagadesh Kumar,et al.  Schottky Collector Bipolar Transistor Without Impurity Doped Emitter and Base: Design and Performance , 2013, IEEE Transactions on Electron Devices.

[3]  M. Jagadesh Kumar,et al.  Thin-Film Bipolar Transistors on Recrystallized Polycrystalline Silicon Without Impurity Doped Junctions: Proposal and Investigation , 2014, Journal of Display Technology.

[4]  Chenming Hu,et al.  An adjustable work function technology using Mo gate for CMOS devices , 2002, IEEE Electron Device Letters.

[5]  Hraziia,et al.  An analysis on the ambipolar current in Si double-gate tunnel FETs , 2012 .

[6]  M. Lundstrom,et al.  Performance Comparison Between p-i-n Tunneling Transistors and Conventional MOSFETs , 2008, IEEE Transactions on Electron Devices.

[7]  S. Jit,et al.  Effects of Electrostatically Doped Source/Drain and Ferroelectric Gate Oxide on Subthreshold Swing and Impact Ionization Rate of Strained-Si-on-Insulator Tunnel Field-Effect Transistors , 2015, IEEE Transactions on Nanotechnology.

[8]  Dheeraj Sharma,et al.  Dielectric and work function engineered TFET for ambipolar suppression and RF performance enhancement , 2016 .

[9]  Byung-Gook Park,et al.  Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec , 2007, IEEE Electron Device Letters.

[10]  M. J. Kumar,et al.  Bipolar Charge-Plasma Transistor: A Novel Three Terminal Device , 2012, IEEE Transactions on Electron Devices.

[11]  K. Boucart,et al.  Double-Gate Tunnel FET With High-$\kappa$ Gate Dielectric , 2007, IEEE Transactions on Electron Devices.

[12]  Sarunya Bangsaruntip,et al.  Universality of Short-Channel Effects in Undoped-Body Silicon Nanowire MOSFETs , 2010, IEEE Electron Device Letters.

[13]  M. J. Kumar,et al.  Doping-Less Tunnel Field Effect Transistor: Design and Investigation , 2013, IEEE Transactions on Electron Devices.

[14]  M. J. Kumar,et al.  Controlling the Drain Side Tunneling Width to Reduce Ambipolar Current in Tunnel FETs Using Heterodielectric BOX , 2015, IEEE Transactions on Electron Devices.

[15]  K. Boucart,et al.  Length scaling of the Double Gate Tunnel FET with a high-K gate dielectric , 2007 .

[16]  M. J. Kumar,et al.  Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain , 2014, IEEE Journal of the Electron Devices Society.

[17]  Denis Flandre,et al.  Influence of device engineering on the analog and RF performances of SOI MOSFETs , 2003 .

[18]  Sung Hwan Kim,et al.  Study of Random Dopant Fluctuation Effects in Germanium-Source Tunnel FETs , 2011, IEEE Transactions on Electron Devices.

[19]  M. J. Kumar,et al.  2-D Analytical Model for the Threshold Voltage of a Tunneling FET With Localized Charges , 2014, IEEE Transactions on Electron Devices.

[20]  G. A. Armstrong,et al.  High-Performance Junctionless MOSFETs for Ultralow-Power Analog/RF Applications , 2012, IEEE Electron Device Letters.

[21]  Suman Datta,et al.  Band-gap engineered hot carrier tunnel transistors , 2009, 2009 Device Research Conference.

[22]  W. Choi,et al.  Effects of Device Geometry on Hetero-Gate-Dielectric Tunneling Field-Effect Transistors , 2012, IEEE Electron Device Letters.

[23]  Subhasis Haldar,et al.  Physics-based analytical modeling of potential and electrical field distribution in dual material gate (DMG)-MOSFET for improved hot electron effect and carrier transport efficiency , 2002 .

[24]  Hao Wang,et al.  A Novel Barrier Controlled Tunnel FET , 2014, IEEE Electron Device Letters.

[25]  Jean-Pierre Colinge,et al.  FinFETs and Other Multi-Gate Transistors , 2007 .

[26]  Sung Hwan Kim,et al.  Study of Random Dopant Fluctuation Induced Variability in the Raised-Ge-Source TFET , 2013, IEEE Electron Device Letters.

[27]  K. Boucart,et al.  Lateral Strain Profile as Key Technology Booster for All-Silicon Tunnel FETs , 2009, IEEE Electron Device Letters.

[28]  F. Danneville,et al.  What are the limiting parameters of deep-submicron MOSFETs for high frequency applications? , 2003, IEEE Electron Device Letters.

[29]  M. H. Vasantha,et al.  Performance Enhancement of Novel InAs/Si Hetero Double-Gate Tunnel FET Using Gaussian Doping , 2016, IEEE Transactions on Electron Devices.

[30]  Subhasis Haldar,et al.  Impact of gate material engineering(GME) on analog/RF performance of nanowire Schottky-barrier gate all around (GAA) MOSFET for low power wireless applications: 3D T-CAD simulation , 2014, Microelectron. J..

[31]  Ying Wang,et al.  A Charge-Plasma-Based Transistor With Induced Graded Channel for Enhanced Analog Performance , 2016, IEEE Transactions on Electron Devices.

[32]  Dheeraj Sharma,et al.  Performance investigation of bandgap, gate material work function and gate dielectric engineered TFET with device reliability improvement , 2016 .

[33]  A. Vandooren,et al.  Optimization of tunnel FETs: Impact of gate oxide thickness, implantation and annealing conditions , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[34]  M. J. Kumar,et al.  Novel Attributes of a Dual Material Gate Nanoscale Tunnel Field-Effect Transistor , 2011, IEEE Transactions on Electron Devices.

[35]  C.K. Sarkar,et al.  Influence of Channel and Gate Engineering on the Analog and RF Performance of DG MOSFETs , 2010, IEEE Transactions on Electron Devices.

[36]  J. Woo,et al.  Effect of Pocket Doping and Annealing Schemes on the Source-Pocket Tunnel Field-Effect Transistor , 2011, IEEE Transactions on Electron Devices.

[37]  S. Vishvakarma,et al.  Effect of Drain Doping Profile on Double-Gate Tunnel Field-Effect Transistor and its Influence on Device RF Performance , 2014, IEEE Transactions on Nanotechnology.