An ultra-low-power CMOS voltage reference generator based on body bias technique

A CMOS voltage reference, based on body bias technique, has been proposed and simulated using SMIC 0.18µm CMOS technology in this paper. The proposed circuit can achieve a temperature coefficient of 19.4ppm/?C in a temperature range from -20?C to 80?C, and a line sensitivity of 0.024mV/V in a supply voltage range from 0.85V to 2.5V, without the use of resistors and any other special devices such as thick gate oxides MOSFETs with higher threshold voltage. The supply current at the maximum supply voltage and at 27?C is 214nA. The power supply rejection ratio without any filtering capacitor at 10Hz and 10kHz are -88.2dB and -36dB, respectively.

[1]  Giuseppe Iannaccone,et al.  A 2.6 nW, 0.45 V Temperature-Compensated Subthreshold CMOS Voltage Reference , 2011, IEEE Journal of Solid-State Circuits.

[2]  James D. Meindl,et al.  Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.

[3]  Giuseppe de Vita,et al.  Ultra-low-power temperature compensated voltage reference generator , 2006, Microelectron. J..

[4]  Yuhua Cheng,et al.  MOSFET Modeling and Bsim3 User's Guide , 1999 .

[5]  Giuseppe de Vita,et al.  A Sub-1-V, 10 ppm/ $^{\circ}$C, Nanopower Voltage Reference Generator , 2007, IEEE Journal of Solid-State Circuits.

[6]  Ran Liu,et al.  Nanopower CMOS sub-bandgap reference with 11 ppm/°C temperature coefficient , 2009 .

[7]  Gabriel A. Rincon-Mora.  Analog IC Design with Low-Dropout Regulators (LDOs) , 2009 .

[8]  K. Leung,et al.  A CMOS voltage reference based on weighted /spl Delta/V/sub GS/ for CMOS low-dropout linear regulators , 2003 .

[9]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[10]  Robson L. Moreno,et al.  Low-voltage, low-power Vt independent voltage reference for bio-implants , 2012, Microelectron. J..

[11]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[12]  G. Iannaccone,et al.  A 300 nW, 12 ppm//spl deg/C Voltage Reference in a Digital 0.35 /spl mu/m CMOS Process , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[13]  Y. Amemiya,et al.  A 300 nW, 15 ppm/$^{\circ}$C, 20 ppm/V CMOS Voltage Reference Circuit Consisting of Subthreshold MOSFETs , 2009, IEEE Journal of Solid-State Circuits.

[14]  Hidetoshi Onodera.  Variability: Modeling and Its Impact on Design , 2006, IEICE Trans. Electron..

[15]  Yannis Tsividis,et al.  Operation and Modeling of the Mos Transistor (The Oxford Series in Electrical and Computer Engineering) , 2004 .

[16]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[17]  R. S. Burington.  Handbook of mathematical tables and formulas , 1933 .