Digitally-assisted analog and analog-assisted digital design techniques for a 28 nm mobile System-on-Chip

A 28 nm 4G/LTE mobile System-on-Chip (SoC) with digitally-assisted analog and analog-assisted digital design techniques is presented. Multicore processors with integrated switching regulators achieve 1.8 GHz and 1.5 GHz speeds for A15 and A7 processors, respectively. The multiphase integrated switching regulator achieves 90% efficiency and up to 8A current capability. PVT monitors enable DVFS and AVS to further improve system efficiency. The all-digital CDR achieves state-of-the-art FOMs at 0.208 mW/Gb/s and 468.75 μm2/Gb/s. An intra-bit boosting technique helps the USB2.0 TX meet the eye mask with a 200 ps margin and reduced rise and fall times.

[1]  Willie Anderson,et al.  10.1 A 28nm DSP powered by an on-chip LDO for high-performance and energy-efficient mobile applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[2]  Hui Zheng,et al.  A 40 nm CMOS analog front end with enhanced audio for HSPA/EDGE multimedia applications , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[3]  Azita Emami-Neyestanak,et al.  A 3x9 Gb/s Shared, All-Digital CDR for High-Speed, High-Density I/O , 2012, IEEE Journal of Solid-State Circuits.

[4]  Behzad Razavi.  Clock Recovery from Random Binary Signals , 1996 .

[5]  Gu-Yeon Wei,et al.  A fully-integrated 3-level DC/DC converter for nanosecond-scale DVS with fast shunt regulation , 2011, 2011 IEEE International Solid-State Circuits Conference.