Toward an integratred verification environment for embedded systems

Verification development platform is a rapid, efficient and low-cost tool for embedded systems development, which helps to improve efficiency and quality of embedded software. There are some verification tools for embedded systems, however, the integrated verification environment for embedded systems is still a challenge. This paper focuses on the integrated verification environment of EUP (Embedded UML Platform), which supports functional verification of safety and liveness requirements and nonfunctional verification of time related constraints of embedded systems. The partition of functional and nonfunctional verification can facilitate the verification of different aspects of systems in different design phases. We will illustrate the feasibility of the integrated verification environment of EUP through the case study-RCS (Railway Crossing System).

[1]  Stavros Tripakis,et al.  Extending Promela and Spin for Real Time , 1996, TACAS.

[2]  Constance L. Heitmeyer,et al.  Comparing different approaches for specifying and verifying real-time systems , 1993 .

[3]  Werner Damm,et al.  The STATEMATE Verification Environment - Making It Real , 2000, CAV.

[4]  Teruo Higashino,et al.  Generating Test Cases for a Timed I/O Automaton Model , 1999, IWTCS.

[5]  Yassine Lakhnech,et al.  Hierarchical Automata as Model for Statecharts , 1997, ASIAN.

[6]  Behzad Bordbar,et al.  Testing Deadlock-Freeness in Real-Time Systems: A Formal Approach , 2004, FATES.

[7]  Diego Latella,et al.  Towards a Formal Operational Semantics of UML Statechart Diagrams , 1999, FMOODS.

[8]  Udo Brockmeyer,et al.  Tamagotchis Need Not Die - Verification of STATEMENT Design , 1998, TACAS.

[9]  Thomas A. Henzinger,et al.  Timed Transition Systems , 1991, REX Workshop.

[10]  Holger Giese,et al.  Towards the compositional verification of real-time UML designs , 2003, ESEC/FSE-11.

[11]  Thomas A. Henzinger,et al.  Symbolic model checking for real-time systems , 1992, [1992] Proceedings of the Seventh Annual IEEE Symposium on Logic in Computer Science.

[12]  Amir Pnueli.  The Temporal Semantics of Concurrent Programs , 1981, Theor. Comput. Sci..

[13]  Edmund M. Clarke,et al.  Model Checking , 1999, Handbook of Automated Reasoning.

[14]  Rajeev Alur,et al.  A Theory of Timed Automata , 1994, Theor. Comput. Sci..

[15]  Pao-Ann Hsiung,et al.  VERTAF: an application framework for the design and verification of embedded real-time software , 2004, IEEE Transactions on Software Engineering.

[16]  Johan Lilius,et al.  vUML: a tool for verifying UML models , 1999, 14th IEEE International Conference on Automated Software Engineering.

[17]  Peng Rong,et al.  Efficient deadlock-freeness detection in real-time systems , 2005, The Fifth International Conference on Computer and Information Technology (CIT'05).

[18]  Gerard J. Holzmann,et al.  The Model Checker SPIN , 1997, IEEE Trans. Software Eng..

[19]  Diego Latella,et al.  Automatic Verification of a Behavioural Subset of UML Statechart Diagrams Using the SPIN Model-checker , 1999, Formal Aspects of Computing.

[20]  Gerard J. Holzmann,et al.  Implementing statecharts in PROMELA/SPIN , 1998, Proceedings. 2nd IEEE Workshop on Industrial Strength Formal Specification Techniques.