SET D-flip flop design for portable applications

Increasing demand of portable devices creating larger scope in the field of Low power device design. VLSI designing of the efficient circuits is aiming towards the devices consuming less power and produces less delay with capability to operate in wider range of frequencies. This research paper proposes the modified Single Edge Triggered (SET) D-flip flop design for the low power applications. The earlier proposed design is tested for various substrate bias techniques in sub-threshold region to opt for better design. The overall area of the design is optimized to increase the chip density. Design comparison is performed at 65nm and 45nm to show the technology independence. Comparative simulation results show that area and power efficient SET D-FF design is better choice for portable applications.

[1]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[2]  J. Tschanz,et al.  Ultra-low voltage circuits and processor in 180nm to 90nm technologies with a swapped-body biasing technique , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[3]  Anantha Chandrakasan,et al.  Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.

[4]  Vojin G. Oklobdzija,et al.  Comparative analysis of double-edge versus single-edge triggered clocked storage elements , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  K. G. Sharma,et al.  Efficient interconnect design with novel repeater insertion for low power applications , 2010 .

[6]  James Tschanz,et al.  Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors , 2001, ISLPED '01.

[7]  Manoj Sharma,et al.  An Area and Power Efficient Design of Single Edge Triggered D-Flip Flop , 2009, 2009 International Conference on Advances in Recent Technologies in Communication and Computing.

[8]  Gary K. Yeap,et al.  Practical Low Power Digital VLSI Design , 1997 .

[9]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[10]  Razak Hossain,et al.  Low power design using double edge triggered flip-flops , 1994, IEEE Trans. Very Large Scale Integr. Syst..