On-chip detection methodology for break-even time of power gated function units

In a fine-grain leakage saving technique to power gate function units, the efficiency is sensitive to overhead energy dissipating at turning on/off power switches. To get gain in energy savings, the powered-off period has to be longer than the minimum required time i.e. the break-even time (BET). While effectiveness of BET-aware power-gating control has been described in literatures, how to actually detect BET that fluctuates with the temperature and process variation has not been reported so far. This paper proposes an on-chip detection methodology for BET using pMOS/nMOS leakage monitors with MTCMOS circuit structure. We applied this methodology to the leakage monitors and a CPU including a power-gated multiplier implemented in 65nm CMOS technology. Results showed that our methodology detects BET at 5%–17% difference from that of the conventional simulation-based off-line technique.

[1]  Hiroshi Nakamura,et al.  Adaptive power gating for function units in a microprocessor , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[2]  Wayne P. Burleson,et al.  Calibration of on-chip thermal sensors using process monitoring circuits , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[3]  Rajesh Kumar,et al.  A family of 45nm IA processors , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Kaushik Roy,et al.  Self calibrating circuit design for variation tolerant VLSI systems , 2005, 11th IEEE International On-Line Testing Symposium.

[5]  Wayne P. Burleson,et al.  Low-power, process-variation tolerant on-chip thermal monitoring using track and hold based thermal sensors , 2009, GLSVLSI '09.

[6]  T. Kuroda.  A 0.9V 150MHz 10mW 4mm^2 2-D Discrete Cosine Transform Core Processor with Variable-Threshold-Voltage Scheme , 1996 .

[7]  Kimiyoshi Usami,et al.  Design and Analysis of On-chip Leakage Monitor using an MTCMOS circuit , 2008 .

[8]  Pradip Bose,et al.  Microarchitectural techniques for power gating of execution units , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[9]  Hiroshi Nakamura,et al.  A fine-grain dynamic sleep control scheme in MIPS R3000 , 2008, 2008 IEEE International Conference on Computer Design.

[10]  K. Takeuchi,et al.  Analyses of 5σ Vth fluctuation in 65nm-MOSFETs using takeuchi plot , 2008, 2008 Symposium on VLSI Technology.

[11]  Y. Kojima,et al.  Geyser-1: A MIPS R3000 CPU core with fine grain runtime power gating , 2009, 2009 IEEE Asian Solid-State Circuits Conference.